

CS334 计算机组成实验

Lab6

简单的类 MIPS 多周期流水化处理器

周鼎 5140219268

指导老师: 王老师

Contents

Ι	基本的流水线实现	3				
1	五级流水线的顶层结构					
2	系统定义顶层所需的寄存器 3					
3	分阶段定义网线类型并完成实例化和连接 3.1 IF Stage	4 4 5 7 8				
4	ModelSim 仿真	9				
II	改进	10				
5	Flush 5.1 改进方案 5.2 ModelSim 仿真	10 10 11				
6	JUMP 6.1 改进方案	11 11 12				
7	数据冒险 7.1 MUX	13 13 14 15 15				
II	I 上板试验	16				
8	IO Scheme	16				
9	IO 控制逻辑	17				
10) User Constraint File	17				

Part I

基本的流水线实现

1 五级流水线的顶层结构

将指令执行分为五个阶段,每个阶段每条指令只使用一个主要模块,如下图 所示,相比单周期,每阶段间添加寄存器存储必要的信息。




Figure 1: 顶层设计

2 系统定义顶层所需的寄存器

流水线的顶层中需要较多的寄存器,为了做到不重不漏,按阶段和用途分类定义。分为 IF/ID, ID/EX, EX/MEM, MEM/WB 四个大块,内分为控制信号和指令信息,指令信息里有 PC+4,也有后续指令执行过程得到的结果;控制信号按信号使用的阶段分类,具体见如下代码。

```
reg ID_EX_RegDst;
13
14
       reg [1:0] ID_EX_ALUOp;
15
                   ID\_EX\_ALUSrc\,;
        //2.2 To MEM
16
       reg ID_EX_Branch;
17
       reg ID_EX_MemWrite;
18
19
       \textcolor{red}{\textbf{reg}} \hspace{0.1cm} \textbf{ID\_EX\_MemRead};
       //2.3 To WB
20
       reg ID_EX_MemToReg;
21
22
       reg ID_EX_RegWrite;
23
24
       //3.0 For stage EX to MEM;
25
       reg
                    EX_MEM_Zero;
       reg [31:0] EX_MEM_ALUOut;
26
       reg [31:0] EX_MEM_BranchAddress;
27
28
       reg [31:0] EX_MEM_RegReadData2;
        //3.1 To MEM
29
30
       reg EX_MEM_Branch;
31
       reg EX_MEM_MemWrite;
       reg EX_MEM_MemRead;
32
33
       reg [4:0] EX_MEM_RegWriteAddress; //rt or rd
       //3.2 To WB
34
35
       reg EX_MEM_MemToReg;
       reg EX_MEM_RegWrite;
36
37
       //4.0 For stage MEM to WB;
38
       reg [31:0] MEM_WB_ALUOut;
39
             [31:0] MEM_WB_MemReadData;
40
41
                    MEM\_WB\_RegWriteAddress;
       reg
            [4:0]
                    MEM_WB_RegWrite;
42
       reg
                    MEM_WB_MemToReg;
43
```

reg def top.v

3 分阶段定义网线类型并完成实例化和连接

3.1 IF Stage

IF 阶段的实现要特别注意线型变量不要和 WB 阶段混淆, 以及 NEXT_PC 的实现。

```
//1.0 IF
       wire IF_PCSrc, //for MUX sel signal
            IF_Branch,
IF_Zero;
 3
 4
       wire [31:0] IF_BranchAddress;
      wire [31:0] IF_CurrPC;
wire [31:0] IF_NextPC;
 6
       wire [31:0] IF_PCAdd4;
 9
      wire [31:0] IF_Instr;
10
      //associate with reg
      assign IF_BranchAddress = EX_MEM_BranchAddress;
11
      assign IF_Zero = EX_MEM_Zero;
assign IF_Branch = EX_MEM_Branch;
12
13
14
      //Combinational Logic
      assign IF_PCAdd4 = IF_CurrPC +4;
assign IF_PCSrc = IF_Branch & IF_Zero & ~RESET;
assign IF_NextPC = IF_PCSrc? IF_BranchAddress: IF_PCAdd4; //MUX
15
16
17
       //assign\ IF\_NextPC = \overline{IF\_PCAdd4};
18
      //update PC at posedge
```

```
Pc mainPC (
20
        .clock_in(CLK),
21
        . nextPC(IF_NextPC), . currPC(IF_CurrPC),
22
23
24
        .rst(RESET)
25
       );
26
     wire [31:0] IF_Index;
27
     assign IF_Index = IF_CurrPC>>2;
28
     instructionMemory InstrMemory (
29
        .address(IF_Index),
30
        .clock_in(CLK),
        .reset (RESET),
31
32
        .readData(IF_Instr)
33
     //InstMem;
34
35
```

IF.v

3.2 ID Stage

ID 阶段所需要的 mainCtr 与单周期的功能完全一样,课直接使用,唯一不同是产生的控制信号需要用寄存器存储至相应阶段使用。




Figure 2: 后三阶段的控制信号

```
wire
                [5:0] ID_OpCode;
                 [31:0] ID_PCAdd4;
 2
        wire
 3
        wire
                 [4:0] ID_RegReadAddress1;
 4
                 [\,4\,\colon\!0\,] \quad ID\_RegReadAddress2\,;
        wire
 5
                 [15:0] ID_Imm;
        wire
                 [31:0] ID_SignExt;
        wire
                [20:16] ID_InstHigh;
[15:11] ID_InstLow;
 7
        wire
 8
        wire
        wire [31:0] ID_RegReadData1;
wire [31:0] ID_RegReadData2;
 9
10
11
        wire WB_RegWrite;
        wire WB_MemToReg;
12
        \begin{array}{ll} \mbox{wire} & [4\!:\!0] & \mbox{WB\_RegWriteAddress};\\ \mbox{wire} & [31\!:\!0] & \mbox{WB\_MemReadData}; \end{array}
13
```

```
wire [31:0] WB_ALUOut;
15
16
      wire [31:0] WB_RegWriteData;
     //associate with reg
assign ID_Instr = IF_ID_Instr;
17
18
19
     assign ID_PCAdd4 = IF_ID_PCAdd4;
20
      \underline{assign} \ ID\_OpCode = ID\_Instr[31:26]; 
      assign ID_RegReadAddress1 = ID_Instr[25:21];
21
     assign ID_RegReadAddress2 = ID_Instr[20:16];
22
      \underline{assign} \ ID\_Imm = ID\_Instr[15:0]; 
23
24
      assign ID_InstHigh = ID_Instr[20:16];
     assign ID_InstLow = ID_Instr[15:11];
25
26
      assign WB_RegWrite = MEM_WB_RegWrite;
27
      assign WB_MemToReg = MEM_WB_MemToReg;
28
      assign WB_RegWriteAddress = MEM_WB_RegWriteAddress;
      {\tt assign \ WB\_ALUOut} = {\tt MEM\_WB\_ALUOut};
29
30
      assign WB_MemReadData = MEM_WB_MemReadData;
     {\tt assign\ WB\_RegWriteData = WB\_MemToReg?\ WB\_MemReadData:\ WB\_ALUOut;}
31
32
33
      Register mainReg (
        .clock_in(CLK).
34
35
        .regWrite(WB_RegWrite),
        . \, readReg1 (ID\_RegReadAddress1) \, , \\ . \, readReg2 (ID\_RegReadAddress2) \, , \\
36
37
        . writeReg(WB_RegWriteAddress),
38
39
        . \ writeData (WB\_RegWriteData) \ ,
40
        .reset (RESET),
41
        .readData1(ID_RegReadData1),
42
        . readData2(ID\_RegReadData2),
43
       . ioinput (SW)
44
       .iooutput(LED)
45
        );
46
       //2.1 To EX
47
48
       wire [1:0] ID_ALUOp;
49
       wire ID_RegDst;
       wire ID_ALUSrc;
50
51
       //2.2 To MEM
      wire ID_Branch;
wire ID_MemWrite;
52
53
       wire ID_MemRead;
54
       //2.3 To WB
55
56
       wire ID_MemToReg;
       wire ID_RegWrite;
57
       wire JUMP; //of no use
58
59
       Ctr mainCtr (
60
        .opCode(ID_OpCode),
61
        .regDst(ID\_RegDst),
62
        .aluSrc(ID_ALUSrc)
        .memToReg(ID_MemToReg),
63
64
        .regWrite(ID_RegWrite),
        .memRead(ID_MemRead),
65
        .memWrite(ID\_MemWrite),
66
67
        .branch(ID_Branch),
        .aluOp(ÎD_ALUOp),
68
69
        . jump (JUMP)
70
        );
71
       signExt mainSignExt (
72
        .inst(ID\_Imm),
73
        .data(ID_SignExt)
74
        );
```

ID.v

3.3 EX & MEM

后面的过程与单周期十分类似,不在赘述,仅列出代码。

```
//2.0 For stage ID to EX;
      wire [31:0] EX_PCAdd4;
 2
 3
      wire [31:0] EX_ALUSrc1;
      wire [31:0] EX_ALUSrc2;
wire [31:0] EX_RegReadData2;
 4
 5
 6
            [31:0] EX_SignExt;
      wire [20:16] EX_InstHigh;
wire [15:11] EX_InstLow;
 7
 8
      wire EX_RegDst,
           EX_ALUSrc;
10
      11
      wire [4:0] EX RegWriteAddress;
12
      wire [5:0] EX_Funct;
13
14
      //associate with Reg
      \begin{array}{lll} {\bf assign} & {\bf EX\_RegDst} & = & {\bf ID\_EX\_RegDst}; \end{array}
15
16
      \begin{array}{ll} {\bf assign} \  \, {\bf EX\_ALUOp} & = {\bf ID\_EX\_ALUOp}; \end{array}
      assign EX_ALUSrc1 = ID_EX_RegReadData1;
assign EX_ALUSrc = ID_EX_ALUSrc;
17
                                                    //contral signal
18
                                                                                    //MUX
      {\color{red} assign~EX\_ALUSrc2~EX\_ALUSrc?~EX\_SignExt:~EX\_RegReadData2;}
19
20
      assign EX_RegWriteAddress = EX_RegDst? EX_InstLow: EX_InstHigh;
      {\color{red} \mathbf{assign}} \  \, \mathbf{EX\_PCAdd4} = \mathbf{ID\_EX\_PCAdd4};
21
22
      assign EX_RegReadData2 = ID_EX_RegReadData2;
      assign EX_SignExt = ID_EX_SignExt;
23
      assign EX_Funct
24
                            = ID_EX_SignExt[5:0];
25
      assign EX_InstHigh = ID_EX_InstHigh;
26
      assign EX_InstLow = ID_EX_InstLow;
27
      //Instances
                     EX ALUCtr;
28
      wire [3:0]
      AluCtr mainALUCtr (
29
30
        .aluOp(EX_ALUOp),
31
        . funct (EX_Funct),
        .aluCtr(EX_ALUCtr)
32
33
        );
      wire EX_Zero;
34
      wire [31:0] EX_ALUOut;
35
      Alu mainALU (
36
        .input1(EX_ALUSrc1),
37
38
        .input2(EX\_ALUSrc2),
39
        .aluCtr(EX_ALUCtr),
        .zero(EX_Zero)
40
41
        .aluRes(EX_ALUOut)
42
       //2.2 To MEM
43
       wire EX Branch,
44
          EX\_MemWrite,
45
46
          EX_MemRead;
47
       assign EX_Branch = ID_EX_Branch;
       assign EX_MemWrite = ID_EX_MemWrite;
48
49
       assign EX_MemRead = ID_EX_MemRead;
       //2.3 To WB
50
       wire EX_MemToReg,
51
          EX_RegWrite;
52
       {\tt assign} \;\; {\tt EX\_MemToReg} = {\tt ID\_EX\_MemToReg};
53
54
       assign EX_RegWrite = ID_EX_RegWrite;
       //BranchAddress
55
       wire [31:0] EX_BranchAddress;
56
       assign EX_BranchAddress = (EX_SignExt<<2) + EX_PCAdd4;
```

```
//4.0 MEM
     wire MEM_MemWrite,
 3
         \underline{MEM}\underline{\underline{\phantom{M}}}\underline{MemRead};
 4
     wire [4:0] MEM_RegWriteAddress;
           [31:0] MEM_ALUOut;
 5
     wire [31:0] MEM_MemWriteData;
 6
     wire [31:0] MEM_MemReadData;
     //associate with reg
 8
     assign MEM_MemWrite = EX_MEM_MemWrite;
 9
10
     assign MEM_MemRead = EX_MEM_MemRead;
     assign MEM_RegWriteAddress = EX_MEM_RegWriteAddress;
11
12
     assign MEM_ALUOut = EX_MEM_ALUOut;
     assign MEM_MemWriteData = EX_MEM_RegReadData2;
13
     //instances
14
      dataMemory DataMemory (
15
        .clock_in(CLK)
16
17
        . address (MEM_ALUOut) ,
        . writeData (MEM_MemWriteData),
18
19
        . readData(MEM\_MemReadData),
20
        .memWrite(MEM_MemWrite),
21
        .memRead(MEM_MemRead)
22
23
       //to WB
       wire MEM_MemToReg,
24
25
          MEM_RegWrite;
      assign MEM_MemToReg = EX_MEM_MemToReg;
26
      assign MEM_RegWrite = EX_MEM_RegWrite;
27
```

MEM.v

3.4 阶段间的寄存器更新

每个阶段之间的寄存器在上升沿更新,

```
//1.5 IF/ID REG UPDATE
 2
     always @(posedge CLK) begin
 3
          IF_ID_PCAdd4 <= IF_PCAdd4;</pre>
 4
          IF_ID_Instr <= IF_Instr;</pre>
 5
   //2.5 ID/EX REG UPDATE
 6
 7
     always @(posedge CLK) begin
 8
           //2.0 For Stage ID To EX
           ID_EX_PCAdd4
                                  <= ID PCAdd4;
 9
10
            ID_EX_RegReadData1 <= ID_RegReadData1;</pre>
           ID_EX_RegReadData2 <= ID_RegReadData2;
ID_EX_SignExt <= ID_SignExt;</pre>
11
12
            ID_EX_InstHigh
                                  <= ID_InstHigh;
13
           {\rm ID} \underline{\ } {\rm EX}\underline{\ } {\rm InstLow}
14
                                  <= \ {\rm ID\_InstLow} \ ;
15
            //2.1 To EX
            ID_EX_RegDst
16
                                  <= ID_RegDst;
           ID_EX_ALUOp
17
                                  <= ID\_ALUOp;
18
           ID\_EX\_ALUSrc
                                   <= ID_ALUSrc;
            //2.2 To MEM
19
                                   <= ID_Branch;
            ID_EX_Branch
20
21
            ID_EX_MemWrite
                                   <= ID_MemWrite;
           ID_EX_MemRead
                                   <= ID_MemRead;
22
23
            //2.3 To WB
24
            ID_EX_MemToReg
                                  <= ID_MemToReg;
25
           ID\_EX\_RegWrite
                                  <= ID_RegWrite;
26
27 //3.5 EX/MEM REG UPDATE
```

```
always @(posedge CLK) begin
28
29
         EX_MEM_Branch <= EX_Branch;
         EX MEM_MemWrite <= EX_MemWrite;
30
         EX MEM MemRead <= EX MemRead;
31
32
         EX_MEM_MemToReg <= EX_MemToReg;
33
         EX_MEM_RegWrite <= EX_RegWrite;
34
         EX_MEM_BranchAddress <= EX_BranchAddress;
         EX_MEM_Zero <= EX_Zero;
35
         \label{eq:ex_altoout} \begin{split} & \text{EX\_MEM\_ALUOut} <= \ \overline{\text{EX\_ALUOut}}; \end{split}
36
         \label{eq:ex_mem_regWriteAddress} EX\_RegWriteAddress\,;
37
         EX_MEM_RegReadData2 <= EX_RegReadData2;
38
39
40
   //4.5 MEM/WB REG UPDATE
     always @(posedge CLK) begin
41
            MEM_WB_ALUOut = MEM_ALUOut;
42
43
            MEM_WB_MemReadData = MEM_MemReadData;
            MEM_WB_RegWriteAddress = MEM_RegWriteAddress;
44
            MEM_WB_RegWrite = MEM_RegWrite;
45
46
            MEM_WB_MemToReg = MEM_MemToReg;
47
```

internalRegUpdate.v

4 ModelSim 仿真

```
1000110000000010000000000101100\\
                                 lw $1, 44($0)
  1000110000000100000000000110000\\
                               2
                                 lw $2, 48($0)
                                             ; 3
  100011000000011000000000110100
                               3
                                 lw $3, 52($0)
  4
                               4
                                 NOP
  NOP
                                 add $4, $1, $2
sub $5, $3, $1
                                             ; $4=5
6
  00000000001000100010000000100000\\
                                              ; $5=2
  0000000011000010010100000100010\\
  000100000000000000000000000000100\\
                                 beq $0, $0, end;
                               9
                                 NOP
  10
                                 NOP
  11
                               11 NOP
  0000000010000110011000000100000\\
                                 add \$6, \$2, \$3; not executed
12
                               12
13
  10001100000001110000000000101000\\
                               13
                                 end:
                                       lw $7, 40($0)
  0001000000000000111111111111111111\\
                                 \mathrm{beq} \ \$0 \, , \ \$0 \, , \ -1 \ ;
14
                               14
  NOP
  16 NOP
```

Figure 3: 二进制指令

Figure 4: MIPS 指令




Figure 5: ModelSim 仿真

Part II 改进

实现的最基本的流水线已经能够运行,但在测试程序时很容易发现问题:

- 1. BEQ 指令后必须插入 NOP, 这在 beq 不跳转时会浪费时钟周期;
- 2. 没有实现 jump 指令;
- 3. 没有解决 data hazard, 必须插入 NOP 避免 read-after-write;

下面将着手解决这些问题。

5 Flush

5.1 改进方案

执行 beq 指令时,当 IF_Branch 有效之后,下一上升沿将 load 跳转后的指令,此时已经执行到 ID,EX 阶段的指令需要 Flush 掉,因此 ID/EX,EX/MEM, MEM/WB 的所有寄存器清零。下面是修改后的 regUpdate 代码。

```
//1.5 IF/ID REG UPDATE
   always @(posedge CLK) begin
           IF_ID_PCAdd4 <= IF_Branch ? 0: IF_PCAdd4;</pre>
           IF_ID_Instr <= IF_Branch ? 0: IF_Instr;</pre>
        end
   //2.5 ID/EX REG UPDATE
   always @(posedge CLK) begin
            //2.0 For Stage ID To EX
            ID_EX_PCAdd4
                                   <= IF_Branch ? 0: ID_PCAdd4;
            ID_EX_RegReadData1 <= IF_Branch ? 0: ID_RegReadData1;
ID_EX_RegReadData2 <= IF_Branch ? 0: ID_RegReadData2;</pre>
10
11
            ID_EX_SignExt
                                  <= IF_Branch ? 0: ID_SignExt;
12
                                   <= IF_Branch ? 0: ID_InstHigh;
            ID\_EX\_InstHigh
13
            ID_EX_InstLow
                                   <= IF Branch ? 0: ID InstLow;
14
            //2.1 To EX
15
            ID_EX_RegDst
                                   <= \ IF\_Branch \ ? \ 0: \ ID\_RegDst;
16
                                   <= IF_Branch ? 0: ID_ALUOp;
<= IF_Branch ? 0: ID_ALUSrc;
            ID_EX_ALUOp
17
            ID_EX_ALUSrc
18
19
            //2.2 To MEM
                                   <= IF_Branch ? 0: ID_Branch;
<= IF_Branch ? 0: ID_MemWrite;</pre>
            ID_EX_Branch
20
21
            ID\_EX\_MemWrite
22
            ID_EX_MemRead
                                   <= IF_Branch ? 0: ID_MemRead;
           //2.3 To WB
ID_EX_MemToReg
23
24
                                   <= IF_Branch ? 0: ID_MemToReg;
            ID\_EX\_RegWrite
                                   <= IF_Branch ? 0: ID_RegWrite;
25
26
27
   //3.5 EX/MEM REG UPDATE
   always @(posedge CLK) begin
             EX_MEM_Branch <= IF_Branch ? 0: EX_Branch;
29
30
             EX_MEM_MemWrite <= IF_Branch ? 0: EX_MemWrite;
             EX_MEM_MemRead <= IF_Branch ? 0: EX_MemRead;
31
32
             \label{eq:ex_MEM_MemToReg} EX\_MEM\_MemToReg <= IF\_Branch \ ? \ 0: EX\_MemToReg;
             EX_MEM_RegWrite <= IF_Branch ? 0: EX_RegWrite;
EX_MEM_BranchAddress <= IF_Branch ? 0: EX_BranchAddress;
33
34
35
             EX_MEM_Zero <= IF_Branch ? 0: EX_Zero;
             EX_MEM_ALUOut <= IF_Branch ? 0: EX_ALUOut;
36
```

```
37 EX_MEM_RegWriteAddress <= IF_Branch ? 0: EX_RegWriteAddress;
38 EX_MEM_RegReadData2 <= IF_Branch ? 0: EX_RegReadData2;
39 end
```

regUpdate.v

5.2 ModelSim 仿真




Figure 6: ModelSim Flush 仿真

```
1 NOP
  1000110000000010000000000101100\\
                                  lw $1, 44($0)
                                  lw $2, 48($0)
lw $3, 52($0)
  1000110000000100000000000110000
                                3
                                              ; 3
  10001100000000110000000000110100\\
  NOP
  NOP
  0000000001000100010000000100000\\
                                  add $4, $1, $2
                                               ; $4=5
                                  sub $5, $3, $1
                                               ; $5=2
  0000000011000010010100000100010\\
                                         \$0, end ;
  beq \$0,
  0000000010000110011000000100000\\
                                  add $6,
                                         $2, $3
                                                 not executed
                                         lw $7, 40($0)
  10001100000001110000000000101000
                                11
                                  end:
12 000100000000000011111111111111111
                                  beq \$0, \$0, -1;
```

Figure 7: 二进制指令

Figure 8: MIPS 指令

6 JUMP

6.1 改进方案

实现 jump 需要生成跳转地址,给 nextPC 添加一个 source,为了避免 jump 和 beq 指令的冲突,将 jump 指令延长至 MEM 阶段完成,同时 jump 也需要 Flush 功能。,

```
\\Def Regs and Wires
reg ID_EX_Jump;
reg [31:0] ID_EX_Instr;
reg EX_MEM_Jump;
reg [31:0] EX_MEM_JumpAddress;
wire ID_Jump;
wire EX_Jump;
wire [31:0] EX_JumpAddress;
wire IF_Jump;
```

```
wire [31:0] IF_JumpAdress;
10
11
        assign EX_Jump = ID_EX_Jump;
        assign IF_Jump = EX_MEM_Jump;
assign EX_Instr = ID_EX_Instr;
12
13
        assign EX_JumpAddress[27:2] = EX_Instr[25:0];
14
        assign EX_JumpAddress[1:0] = 2'b00;
assign IF_JumpAddress = EX_MEM_JumpAddress;
15
16
17
    \\Update Regs
         always @(posedge CLK) begin
18
          ID\_EX\_Jump <= ID\_Jump;
19
20
          ID_EX_Instr <= ID_Instr;</pre>
21
          EX\_MEM\_Jump <= EX\_Jump;
22
          \label{eq:exact_exact} \begin{split} \mathrm{EX\_MEM\_JumpAddress} : & = \mathrm{EX\_JumpAddress} \: ; \end{split}
23
        end
24
    \\Update PC
       assign IF_PCAdd4 = IF_CurrPC +4;
assign IF_PCSrc = IF_Branch & IF_Zero & ~RESET;
25
26
       wire [31:0] IF_NextPCJ;
27
       assign IF_NextPCJ = IF_Jump? IF_JumpAddress : IF_PCAdd4;
assign IF_NextPC = IF_PCSrc? IF_BranchAddress : IF_NextPCJ;
28
                                                                                                   //MUX
29
```

6.2 ModelSim 仿真

```
00001000000000000000000000000110
                                          J 6:
   2
                                          circle1:
                                                      beq $0, $0, circle1
  0001000000000000111111111111111111\\
                                        3
                                          circle2:
                                                      \texttt{beq \$0, \$0, circle2}
  0001000000000000111111111111111111\\
                                          circle3:
                                                      beq $0, $0, circle3;
4
  00010000000000001111111111111111111\\
                                          circle4:
                                                      beq $0, $0, circle4;
                                          lw $1, 44($0)
lw $2, 48($0)
   1000110000000010000000000101100
                                        6
                                                         ; 2
   1000110000000100000000000110000\\
                                        7
                                                         ; 3
   10001100000000110000000000110100\\
                                          lw $3, 52($0)
   9
                                          NOP
  10
                                       10 NOP
   0000000001000100010000000100000\\
                                          \mathrm{add}\ \$4\,,\ \$1\,,\ \$2
11
                                       11
  0000000011000010010100000100010\\
                                                          ; $5=2
                                          sub $5, $3, $1
12
                                       12
                                                  $0, end;
  000100000000000000000000000000001\\
                                          beq $0,
  0000000010000110011000000100000\\
                                          \mathrm{add}~\$6\,,~\$2\,,~\$3
                                       14
                                                            not executed
  10001100000001110000000000101000
                                                  lw \$7, 40(\$0) ; 1
15
                                       15
                                          end:
  00010000000000001111111111111111111\\
                                          beg \$0, \$0, -1;
```

Figure 9: 二进制指令

Figure 10: MIPS 指令




Figure 11: ModelSim JUMP 仿真




Figure 12: top with Forward Unit

7 数据冒险

7.1 MUX

对 ALU 的两个输入增加两个 MUX, 其输入分别由信号 ForwardA, ForwardB 控制, 控制信号对应的输入如下表所示; 将其模块化, 代码如下

Mux control	Source	Explanation
ForwardA = 00	ID/EX	The first ALU operand comes from the register file.
ForwardA = 10	EX/MEM	The first ALU operand is forwarded from the prior ALU result.
ForwardA = 01	MEM/WB	The first ALU operand is forwarded from data memory or an earlier ALU result.
ForwardB = 00	ID/EX	The second ALU operand comes from the register file.
ForwardB = 10	EX/MEM	The second ALU operand is forwarded from the prior ALU result.
ForwardB = 01	MEM/WB	The second ALU operand is forwarded from data memory or an earlier ALU result.

Figure 13: MUX 控制信号

```
1 module forwardMux(
2     input [31:0] ID_EX,
3     input [31:0] EX_MEM,
4     input [31:0] MEM_WB,
5     input [1:0] Forward,
6     output [31:0] Sel
7     );
8     wire [31:0] TEMP;
9     assign Sel = Forward[1] ? EX_MEM : TEMP;
10     assign TEMP= Forward[0] ? MEM_WB : ID_EX;
11 endmodule
```

forwardMUX.v

7.2 Forward Unit

对于 R-type 指令引起的 read-after-write, 希望通过如下图所示的方案解决数据冒险。创建模块 ForwardUnit 产生 forwardMux 的控制信号, 实现图示的旁路。




Figure 14: Forwarding 旁路 Forward 逻辑很直观,见代码内部,不再单独列出。

```
module forwardUnit(
 2
3
        input [4:0] rs,
        input [4:0] rt,
input MEM_WB_regWrite,
 4
        input [4:0] MEM_WB_rd,
 6
        input EX_MEM_regWrite,
        input [4:0] EX_MEM_rd,
        output reg [1:0] forwardA,
        output reg [1:0] forwardB,
 9
10
      input rst
11
        );
       always @(*) begin
12
13
       if(rst \mid MEM\_WB\_rd = 0 \mid EX\_MEM\_rd = 0) begin
        forwardA = 'b00;
14
        forwardB = b00;
15
16
        end
17
          else begin
18
         if (MEM_WB_regWrite & MEM_WB_rd == rs)
                                                            forwardA = 'b01;
         else if (EX_MEM_regWrite & EX_MEM_rd == rs)
19
                                                                 forwardA = 'b10;
20
21
           else forwardA = 'b00;
22
         \label{eq:continuous_section}  \begin{array}{ll} \mbox{if} \mbox{ (MEM\_WB\_regWrite } & \mbox{MEM\_WB\_rd} = \mbox{rt} \,) & \mbox{forwardB} = \mbox{'b01} \,; \\ \end{array} 
23
24
         else if(EX_MEM_regWrite & EX_MEM_rd == rt)
                                                                 forwardB = 'b10;
25
           else forwardB = 'b00;
26
27
        end
28
       end
29
    endmodule
```

forward Unit. v

7.3 连接信号线及实例化

如顶层的信号连接所示,连接相应的信号。

```
//FORWARDING PART
    //MUX
 2
      //wire [31:0] EX_ALUSrc1_f;
                                                //as mux output;
 3
      //wire [31:0] EX_ALUSrc2_f;
wire [31:0] EX_MEM_ALU; //
                                                //defined before ALU
 4
                                          //input from other stage
 5
       wire [31:0] MEM_WB_ALU;
       assign EX_MEM_ALU = EX_MEM_ALUOut;
       assign MEM_WB_ALU = MEM_WB_ALUOut;
       wire [1:0] forwardA;
10
      wire [1:0] forwardB;
11
    //FORWARD UNIT
12
        \begin{array}{lll} \textbf{wire} & [4\!:\!0] & \text{EX\_MEM\_regWriteAddress\_f}; \\ \textbf{wire} & [4\!:\!0] & \text{MEM\_WB\_regWriteAddress\_f}; \\ \end{array}
13
14
        wire MEM_WB_regWrite_f;
15
16
        \begin{tabular}{ll} wire & EX\_MEM\_regWrite\_f; \end{tabular}
        wire [4:0] rs_f;
wire [4:0] rt_f;
17
18
19
        assign\ EX\_MEM\_regWriteAddress\_f = EX\_MEM\_RegWriteAddress;
        \begin{array}{lll} {\bf assign} & {\rm MEM\_WB\_regWriteAddress\_f} = {\rm MEM\_WB\_RegWriteAddress}; \\ {\bf assign} & {\rm EX\_MEM\_regWrite\_f} = {\rm EX\_MEM\_RegWrite}; \\ \end{array}
20
21
22
        assign MEM_WB_regWrite_f = MEM_WB_RegWrite;
        assign rs_f = ID_EX_Instr[25:21]; //ID_EX
23
24
        assign rt_f = ID_EX_Instr[20:16];
25
    //instances
        forwardUnit mainFUnit (
26
27
         .rs(rs_f),
         .rt(rt_f),
28
         . MEM_WB_regWrite(MEM_WB_regWrite_f),
29
30
         .MEM\_WB\_rd(MEM\_WB\_regWriteAddress\_f),
         .EX_MEM_regWrite(EX_MEM_regWrite_f),
31
32
         .EX\_MEM\_rd(EX\_MEM\_regWriteAddress\_f),
33
         . forwardA (forwardA),
         . forwardB (forwardB),
34
35
        .rst(RESET)
36
         );
      forwardMux MUXA (
37
38
         .ID_EX(EX_ALUSrc1),
39
         .EX_MEM(EX_MEM_ALU),
40
         .MEM_WB(MEM_WB_ALU) ,
41
         . Forward (forwardA),
         . Sel(EX_ALUSrc1_f)
42
43
         );
        forwardMux MUXB (
44
         . ID\_EX(EX\_ALUSrc2)
45
46
         .EX\_MEM(EX\_MEM\_ALU),
         .MEM_WB(MEM_WB_ALU),
47
48
         . Forward (forwardB),
49
         . Sel(EX_ALUSrc2_f)
50
         );
    endmodule
```

forwardMUX.v

7.4 ModelSim 仿真

使用 ModelSim 进行仿真,可以看到 data hazard 已经解决。




Figure 15: ModelSim Forwarding Unit

1	000000000100010000100000100000	1	add \$1, \$1, \$2 ;
2	000000000100010000100000100000	2	add \$2, \$1, \$2 ;
3	00000000001000100000100000100000	3	add \$1, \$1, \$2 ;
4	0000000000100010000100000100000	4	add \$2, \$1, \$2 ;
5	000000000100010000100000100000	5	add \$1, \$1, \$2 ;
6	000000000100010000100000100000	6	add \$2, \$1, \$2 ;
7		7	

Figure 16: 二进制指令

Figure 17: MIPS 指令

Part III 上板试验

8 IO Scheme

IO Port	Function
LED[7]	查看 clock 信号
LED[6]	查看 reset 信号
LED[5:0]	查看寄存器数值
SW[3]	调整时钟快/慢模式
SW[2:0]	设置寄存器数值输出模式
Button	输入 reste 信号

Table 1: IO Scheme

SW[2:0]	MODE
000	led[5:3] 为 \$2,led[2:0] 为 \$1
001	led 显示 \$1
011	led 显示 \$2
111	led 显示 PC

设计使用 8 个 LED 作为输出, 4 个开关和 1 个复位式按钮作为输入,具体功能见下图。因板上接口限制,将只对输出寄存器 \$1,\$2 和PC,通过 SW[2:0] 选择输出模式,见左图。

9 IO 控制逻辑

```
GENRERATING SLOW CLOCK
 1
                                                          ////
 2
     wire CLK;
     reg [26:0] Buffer = 0;
 3
     always@ (posedge CLOCK) Buffer = Buffer + 1;
 4
     assign CLK = FAST ? CLOCK : Buffer [26];
 5
                     IO MODE SEL
 6
                                                          ////
     wire [31:0] IF_CurrPC;
     assign LED[7] = RESET;
assign LED[6] = CLK;
 8
 9
     wire [5:0] OUTPUT;
10
     11
     wire [31:0] reg1;
12
     wire [31:0] reg2;
13
     wire [5:0] reg12;
14
15
     assign reg12[5:3] = reg2;
     assign reg12[2:0] = reg1;
16
     wire [31:0] CURR_PC_IO;
17
18
     assign CURR_PC_IO = IF_CurrPC>>2;
     wire [5:0] TEMP1;
wire [5:0] TEMP2;
19
20
     assign TEMP1 = MODE[0] ? reg1:reg12;
assign TEMP2 = MODE[1] ? reg2:TEMP1;
21
22
     assign OUTPUT = MODE[2]? CURR_PC_IO:TEMP2;
```

IO.v

10 User Constraint File

```
1 NET "CLOCK"
                  LOC = C9;
 2 NET "LED[0]"
                  LOC = F12;
 3 NET "LED[1]"
                  LOC = E12;
 4 NET "LED[2]"
                  LOC = E11;
 5 NET "LED[3]"
                  LOC = F11;
 6 NET "LED[4]"
                  LOC = C11;
7 NET "LED[5]"
8 NET "LED[6]"
                  LOC = D11;
                  LOC = E9;
 9 NET "LED[7]"
                  LOC = F9;
10 NET "MODE[0]"
                  LOC = L13;
11 NET "MODE[1]
                  LOC = L14;
12 NET "MODE 2
                  LOC = H18;
                  LOC = N17;
LOC = K17 | IOSTANDARD = LVTTL | PULLDOWN;
13 NET "FAST"
14 NET "RESET"
```

top.ucf