
Lab3 控制器与 ALU

周鼎

April 4, 2016

1 mainCtr

1.1 译码逻辑



 -		~.
Figure	١.	- Citir

指令类型	opCode
R-type	000000
lw	100011
sw	101011
beq	000100
j	000010

Figure 2: 指令操作码

opCode	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead/Write	Branch	ALUOp
000000	1	0	0	1	0 0	0	10
100011	0	1	1	1	1 0	0	00
101011	X	1	X	0	0 1	0	00
000100	X	0	X	0	0 0	1	01

Table 1: 主控模块真值表

注: jump 指令编码 000010, jump 信号输出 1, 其余为 0

1.2 程序实现

模块以六位 opCode 为输入,利用 case 语句产生输出,实现主控制功能,

```
module Ctr(
        input [5:0] opCode,
 \begin{array}{c} 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \end{array}
        output reg regDst,
                                    output reg aluSrc,
        output reg memToReg,
                                   output reg regWrite,
        output reg memRead,
                                   output reg memWrite,
        output reg branch,
                                   output reg jump
        output reg [1:0] aluOp,
 8
         always @(opCode)
10
         begin
```

```
case (opCode)
11
12
           6'b000010:
                         begin
                                                                    //jump
13
                regDst = 0;
                                 aluSrc = 0;
                memToReg = 0;
                                 regWrite = 0;
14
                memRead = 0;
                                 memWrite = 0;
15
                branch =0;
                                 aluOp = 2'b00'; jump = 1;
16
17
           end
18
           6'b000000:
19
                        begin
                                                                    //R-format
20
                regDst = 1;
                                 aluSrc = 0;
                                 regWrite = 1;
21
                memToReg = 0;
                                 memWrite = 0;
22
                memRead = 0;
23
                branch = 0;
                                 aluOp = 2'b10; jump = 0;
24
           end
25
26
           6'b100011:
                        begin
                                                                    //lw
27
                regDst = 0;
                                 aluSrc = 1;
28
                memToReg = 1;
                                 regWrite = 1;
29
                memRead = 1;
                                 memWrite = 0;
                                 aluOp = 2'b00; jump = 0;
30
                branch = 0;
31
           end
32
           6'b101011:
33
                        begin
                                                                    //sw
                regDst = 1;
                                 aluSrc = 1;
34
                memToReg = 1;
                                 regWrite = 0;
35
                memRead \, = \, 0 \, ;
36
                                 memWrite = 1;
                branch = 0;
                                 aluOp = 2'b00; jump = 0;
37
38
           end
39
           6'b000100: begin
40
                                                                   //beq
                                 aluSrc = 0;
41
                regDst = 0;
42
                memToReg = 0;
                                 regWrite = 0;
                memRead = 0;
                                 memWrite = 0;
43
                                 aluOp = 2'b01;
44
                branch = 1;
45
                jmp = 0;
           end
46
47
48
           default: begin
                                 aluSrc = 0;
49
                regDst = 0;
50
                memToReg = 0;
                                 regWrite = 0;
                                 memWrite = 0;
aluOp = 2'b00; jump = 0;
                memRead = 0;
51
                branch = 0;
52
53
           end
54
55
       endcase
56
       end
57
   endmodule
```

Ctr.v

1.3 实验中的问题和思考

该部分比较简单,在实现过程中注意设置了 default 情况下产生的输出与其他请款相区别,便于检查输入的错误(实际上输入几乎不会产生错误)。

1.4 仿真

使用 ModelSim 进行行为级仿真, 仿真过程和仿真结果如下。

${\rm opCode}$
'b000010
'b000000
'b100011
'b101011
'b000100




Figure 3: 仿真指令

Figure 4: ModelSim Ctr 仿真波形

2 ALUCtr

2.1 译码逻辑

ALU 的控制信号采用 local decoding, 即通过 mainCtr 产生的 ALUop 和指令中的 funct field 产生 ALUctr 信号。

ALUOp	funct	ALUCtr
00	xxxxxx	0010
x1	XXXXXX	0110
1x	xx0000	0010
1x	xx0010	0110
1x	xx0100	0000
1x	xx0101	0001
1x	xx1010	0111

Table 2: ALUCtr 真值表

2.2 程序实现

```
module AluCtr(
 1\\2\\3\\4\\5
         input [1:0] aluOp,
input [5:0] funct,
         output reg [3:0] aluCtr
 6
7
      always @ (aluOp or funct)
         casex ({aluOp, funct})
8'b00xxxxxx: aluCtr = 'b0010;
8'bx1xxxxxx: aluCtr = 'b0110;
 9
10
            8'b1x100000: aluCtr = 'b0010;
11
            8'b1x100010\colon \ aluCtr = \ 'b0110';
12
            8'b1x100100: aluCtr = 'b00000;
13
            8'b1x100101: aluCtr = 'b00001;
14
            8'b1x101010: aluCtr = 'b0111;
15
16
         endcase
17
   endmodule
18
```

ALUCtr.v




Figure 5: ModelSim ALTCtr 仿真波形

2.3 仿真

使用 ModelSim 进行行为级仿真,仿真过程和仿真结果见 Table 3, Figure 5。

#	ALUOp	funct	#	ALUOp	funct
1	00	000000	5	10	100010
2	00	111111	6	10	100100
3	01	111111	7	10	100101
4	10	100000	8	10	101010

Table 3: ALUCtr 仿真指令

2.4 思考

使用 casex 语句而不是 case 语句,利用了指令编码的特点,增加了设计的容错能力。

3 ALU

向 ALU 输入两个操作数和 ALUCtr 指令,ALU 输出计算结果,若结果为 0,还将 zero 置 1,

3.1 ALU 结构




Figure 6: ALU

Control Lines	Function	
0000	AND	
0001	OR	
0010	add	
0110	substract	
0111	set on less than	
1100	NOR	

Figure 7: ALU Fuction

3.2 程序实现

```
module Alu(
                                input [3:0] aluCtr,
       input [31:0] input1,
 3
       input [31:0] input2,
                                output reg zero,
 4
       output reg [31:0] aluRes
 5
 6
      always @(input1 or input2 or aluCtr)
 7
      case (aluCtr)
        'b0000: begin
                                             //AND
 8
       aluRes = input1 & input2;
 9
10
       zero = 0;
11
       end
12
       'b0001: begin
                                            //OR
       aluRes = input1 | input2;
13
       zero = 0;
14
15
       end
16
       'b0010: begin
                                            //add
17
       aluRes = input1 + input2;
       zero = 0;
18
       end
19
                                            //sub
20
       'b0110: begin
         aluRes = input1 - input2;
21
22
         if(aluRes == 0) zero = 1;
23
         else zero = 0;
24
       end
25
       'b0111: begin
                          //set on less than
26
         zero = 0;
         if(input1<input2) aluRes = 1;</pre>
27
28
         else aluRes = 0;
29
       end
30
       'b1100: begin
                                           //NOR
31
         aluRes = ~(input1 | input2);
         zero = 0;
32
33
     endcase
34
   endmodule
35
```

ALU.v

3.3 仿真

使用 ModelSim 进行行为级仿真,仿真过程和仿真结果见 Table 4, Figure 8。

#	input1	input2	operation	#	input1	input2	operation
1	0	0	AND	4	1	1	SUB
2	255	170	AND	5	255	170	SLT
3	255	170	OR	6	0	1	NOR

Table 4: ALU 仿真指令

注: 0-100ms 内为初始化后的值,程序还未开始执行,因此 zero 为 0,



Figure 8: ModelSim ALU 仿真波形

3.4 思考

建议每一 case 之中都写明 zero,在没有指明时,综合过程会为 zero 生成一个无必要的锁存器。