



CS334 计算机组成实验

LAB6

简单的类 MIPS 单周期处理器

周鼎
5140219268

指导老师：王老师

April 7, 2016

1 顶层结构




Figure 1: 单周期 MIPS 顶层结构

注: jump 指令相应的 data path 将在后续添加。

2 PC

PC 是一个十分简单然而特别关键的模块：它只需完成在时钟上升沿更新 PC、在随后一个周期中保持的功能；它又是整个设计中程序能否正确执行和跳转的关键，要注意需要初始置零（也可通过运行时先加 reset 信号实现）。实现的代码和仿真结果见 PC.v 和 Figure2

```

1 module Pc(
2     input clock_in,
3     input [31:0] nextPC,
4     output [31:0] currPC,
5     input rst
6 );
7 reg [31:0] PCFile;
8 initial PCFile <= 0;
9
10 always @(posedge clock_in) begin
11     if (rst) PCFile <= 0;
12     else PCFile <= nextPC;
13 end
14
15 assign currPC = PCFile;
16
17 endmodule

```

PC.v




Figure 2: PC 行为仿真

3 InstrMem

处理器执行的指令需要装载在 InstrMem 中，因其十分简单直接在 Top 中实现，不另设计模块。注意指令为 32 位，按 word 读取将 PC 右移 2 位。

```

1 //define AND initial Instruction Memory
2 reg [31:0] InstrMemory [9:0];
3 initial $readmemb("./src/inst.txt", InstrMemory);
4 wire [31:0] INSTR;
5 wire [31:0] CURR_PC;
6 assign INSTR = InstrMemory[CURR_PC>>2]; //fetch instruction by PC

```

instrMem.v

4 signExtender

符号扩展用于 I-type 指令扩展其后 16 位，可简单调用系统任务实现。

```

1 wire [31:0] extRes;
2 assign extRes = $signed(INSTR[15:0]);

```

signExtender.v

5 MUX

MUX 可通 “MUX=Sel ? Opt1:Opt2” 实现。

```

1 assign MEM_REG_MUX = MEM_TO_REG ? MEM_READ_DATA : ALU_RES;
2 //R-type or load word
3 assign REG_ALU_MUX = ALU_SRC ? EXTENDED_RES : REG_DATA_2;
4 //which one to be used by ALU as the 2nd src
5 assign REG_WRITE_ADDRESS = REG_DST ? INSTR[15:11] : INSTR[20:16];
6 //which reg will be written

```

MUXes.v

6 nextPC

PC 更新有三种情况：

```

1 PC <= PC + 4;
2 PC <= (INSTR[15:0]<<2) + PC + 4; //BEQ
3 PC <= {INSTR[31:28], ((PC + 4)<<2)[27:0]}; //JUMP

```




Figure 3: nextPC 生成

```

1  wire [31:0] JUMP_ADDRESS;
2  wire [31:0] BEQ_ADDRESS;
3  //assign JUMP_ADDRESS
4  assign JUMP_ADDRESS[31:28] = PCp4[31:28];
5  assign JUMP_ADDRESS[27:2] = INSTR[25:0];
6  assign JUMP_ADDRESS[1:0] = 'b00;
7  //assign BEQ_ADDRESS
8  assign BEQ_ADDRESS[31:0] = (EXTENDED_RES<2) + PCp4;
9
10 wire [31:0] PC_SRC_SEL;
11 wire [31:0] NEXT_PC;
12 //wire [31:0] PCp4;
13 //wire [31:0] CURR_PC; //declared above;
14 wire PC_SRC;
15 assign PC_SRC = BRANCH & ZERO;
16 assign PCp4[31:0] = CURR_PC[31:0] + 4;
17 //serval MUX below
18 assign PC_SRC_SEL[31:0] = PC_SRC ? BEQ_ADDRESS[31:0] : PCp4[31:0];
19 assign NEXT_PC[31:0] = JUMP ? JUMP_ADDRESS[31:0] : PC_SRC_SEL[31:0];

```

nextPC.v

7 信号线和模块实例化

对连线系统的命名有助于连线不重不漏，也便于实例化模块。

```

1  //          main control signal          //
2  wire REG_DST,
3      JUMP,
4      BRANCH,
5      MEM_READ,
6      MEM_TO_REG,
7      MEM_WRITE,
8      ALU_SRC,
9      REG_WRITE,
10     ZERO; //generated by ALU
11 wire [1:0] ALU_OP;
12 wire [3:0] ALU_CTR;
13
14 //          data bus          //
15
16 wire [31:0] REG_DATA_1;
17 wire [31:0] REG_DATA_2;
18 //reg read output

```

```

19 wire [4:0] REG_WRITE_ADDRESS;
20 //reg write address, the data will be from the MEM_REG_MUX
21 wire [31:0] ALU_RES;
22 wire [31:0] EXTENDED_RES;
23 wire [31:0] MEM_READ_DATA; //address specified by alu result
24
25 wire [31:0] MEM_REG_MUX;
26 //to be written into reg(memomoy or alu result)
27 wire [31:0] REG_ALU_MUX;
28 //which one to be used by ALU as the 2nd src(rt or imm)

```

wire.v

```


1 Pc mainPC(
2     .clock_in(CLOCK_IN),
3     .nextPC(NEXT_PC),
4     .currPC(CURR_PC),
5     .rst(RESET)
6 );
7 Ctr mainCtr(
8     .opCode(INSTR[31:26]),
9     .regDst(REG_DST),
10    .aluSrc(ALU_SRC),
11    .memToReg(MEM_TO_REG),
12    .regWrite(REG_WRITE),
13    .memRead(MEM_READ),
14    .memWrite(MEM_WRITE),
15    .branch(BRANCH),
16    .aluOp(ALU_OP),
17    .jump(JUMP)
18 );
19 AluCtr mainAluCtr (
20     .aluOp(ALU_OP),
21     .funct(INSTR[5:0]),
22     .aluCtr(ALU_CTR)
23 );
24 Alu mainAlu (
25     .input1(REG_DATA_1),
26     .input2(REG_ALU_MUX),
27     .aluCtr(ALU_CTR),
28     .zero(ZERO),
29     .aluRes(ALU_RES)
30 );
31 signExt mainSignExt (
32     .inst(INSTR[15:0]),
33     .data(EXTENDED_RES)
34 );
35 dataMemory mainDataMemory (
36     .clock_in(CLOCK_IN),
37     .address(ALU_RES),
38     .writeData(REG_DATA_2),
39     .readData(MEM_READ_DATA),
40     .memWrite(MEM_WRITE),
41     .memRead(MEM_READ)
42 );
43 Register mainRegister (
44     .clock_in(CLOCK_IN),
45     .regWrite(REG_WRITE),
46     .readReg1(INSTR[25:21]),
47     .readReg2(INSTR[20:16]),
48     .writeReg(REG_WRITE_ADDRESS),
49     .writeData(MEM_REG_MUX),

```

instances.v

1	00001000000000000000000000000000000010	1	j 2
2	00000000000000000000000000000000000000	2	nop
3	10001100000000001000000000000000000000	3	lw \$1, (0)\$0;
4	10001100000000010000000000000000000100	4	lw \$2, (4)\$0;
5	000000000001000100000100000100000100000	5	AGAIN: ADD \$1, \$1, \$2;
6	000000000000100010000100000100000100000	6	ADD \$2, \$1, \$2;
7	000100000000000000111111111111111101	7	beq \$0, \$0, AGAIN;

Figure 5: MIPS 指令



SW[2:0]	MODE
000	led[5:3] 为 \$2, led[2:0] 为 \$1
001	led 显示 \$1
011	led 显示 \$2
111	led 显示 PC

```

1  ///                               GENERATING SLOW CLOCK                               ///
2  wire CLOCK_IN;
3  reg [26:0] Buffer = 0;
4  always@ (posedge CLOCK) Buffer = Buffer + 1;
5  assign CLOCK_IN = FAST ? CLOCK : Buffer[26];
6

```

IO Port	Function
LED[7]	查看 clock 信号
LED[6]	查看 reset 信号
LED[5:0]	查看寄存器数值
SW[3]	调整时钟快/慢模式
SW[2:0]	设置寄存器数值输出模式
Button	输入 reste 信号

Table 1: IO Scheme

```

7  ////          IO MODE SEL          ////
8  assign LED[7] = RESET;
9  assign LED[6] = CLOCK_IN;
10 wire [5:0] OUTPUT;
11 assign LED[5:0] = OUTPUT;
12 wire [31:0] reg1;
13 wire [31:0] reg2;
14 wire [5:0] reg12;
15 assign reg12[5:3] = reg2;
16 assign reg12[2:0] = reg1;
17 wire [31:0] CURR_PC_IO;
18 assign CURR_PC_IO = CURR_PC>>2;
19 wire [5:0] TEMP1;
20 wire [5:0] TEMP2;
21 assign TEMP1 = MODE[0] ? reg1:reg12;
22 assign TEMP2 = MODE[1] ? reg2:TEMP1;
23 assign OUTPUT = MODE[2]? CURR_PC_IO:TEMP2;

```

IO.v

9.3 User Constraint File

```

1 NET "CLOCK" LOC = C9;
2 NET "LED[0]" LOC = F12;
3 NET "LED[1]" LOC = E12;
4 NET "LED[2]" LOC = E11;
5 NET "LED[3]" LOC = F11;
6 NET "LED[4]" LOC = C11;
7 NET "LED[5]" LOC = D11;
8 NET "LED[6]" LOC = E9;
9 NET "LED[7]" LOC = F9;
10 NET "MODE[0]" LOC = L13;
11 NET "MODE[1]" LOC = L14;
12 NET "MODE[2]" LOC = H18;
13 NET "FAST" LOC = N17;
14 NET "RESET" LOC = K17 | IOSTANDARD = LVTTTL | PULLDOWN;

```

top.ucf