

CS334 计算机组成实验

Lab6

简单的类 MIPS 单周期处理器

周鼎 5140219268

指导老师: 王老师

1 顶层结构




Figure 1: 单周期 MIPS 顶层结构

注: jump 指令相应的 data path 将在后续添加。

2 PC

PC 是一个十分简单然而特别关键的模块:它只需完成在时钟上升沿更新PC、在随后一个周期中保持的功能;它又是整个设计中程序能否正确执行和跳转的关键,要注意需要初始置零(也可通过运行时先加 reset 信号实现)。实现的代码和仿真结果见 PC.v 和 Figure2

```
module Pc(
         input clock_in,
input [31:0] nextPC,
output[31:0] currPC,
 2
3
 4
5
         input rst
 6
         );
        reg [31:0] PCFile;
 7
        initial PCFile <= 0;
 8
 9
        always @(posedge clock_in) begin
if(rst) PCFile <= 0;</pre>
10
11
          else PCFile <= nextPC;</pre>
12
        end
13
14
        assign currPC = PCFile;
15
16
17 endmodule
```

PC.v



Figure 2: PC 行为仿真

3 InstrMem

处理器执行的指令需要装载在 InstrMen 中, 因其十分简单直接在 Top 中实现, 不另设计模块。注意指令为 32 位, 按 word 读取将 PC 右移 2 位。

```
//define AND initial Instruction Memory
reg [31:0] InstrMemory [9:0];
initial $readmemb("./src/inst.txt", InstrMemory);
wire [31:0] INSTR;
wire [31:0] CURR_PC;
assign INSTR = InstrMemory [CURR_PC>>2]; //fetch instruction by PC
```

instrMem.v

4 signExtender

符号扩展用于 I-type 指令扩展其后 16 位,可简单调用系统任务实现。

```
wire [31:0] extRes;
assign extRes = $signed(INSTR[15:0]);
```

signExtender.v

5 MUX

MUX 可通 "MUX=Sel ?Opt1:Opt2" 实现。

```
assign MEM_REG_MUX = MEM_TO_REG ? MEM_READ_DATA : ALU_RES;

//R-type or load word

assign REG_ALU_MUX = ALU_SRC ? EXTENDED_RES : REG_DATA_2;

//which one to be used by ALU as the 2nd src

assign REG_WRITE_ADDRESS = REG_DST ? INSTR[15:11] : INSTR[20:16];

//which reg_will_be_written
```

 $\mathrm{MUXes.v}$

6 nextPC

PC 更新有三种情况:




Figure 3: nextPC 生成

```
\begin{array}{ll} \textbf{wire} & [3\,1\colon\!0] & \texttt{JUMP\_ADDRESS}; \\ \textbf{wire} & [3\,1\colon\!0] & \texttt{BEQ\_ADDRESS}; \end{array}
 2
 3
      //assign JUMP_ADDRESS
      assign JUMP_ADDRESS[31:28] = PCp4[31:28];
assign JUMP_ADDRESS[27:2] = INSTR[25:0];
 5
      assign JUMP_ADDRESS[1:0]
      //assign BEQ_ADDRESS
 7
      assign BEQ_ADDRESS[31:0] = (EXTENDED_RES<<2) + PCp4;
 8
10
      \begin{tabular}{lll} \bf wire & [31:0] & PC\_SRC\_SEL; \end{tabular}
         wire [31:0] NEXT_PC;
11
      //wire [31:0] PCp4;
12
      //wire [31:0] CURR_PC; //declared above; wire PC_SRC;
13
14
      assign PC_SRC = BRANCH & ZERO;
15
      16
      //serval MUX below
17
      assign PC_SRC_SEL[31:0] = PC_SRC ? BEQ_ADDRESS[31:0]: PCp4[31:0];
18
      assign NEXT_PC[31:0] = JUMP ? JUMP_ADDRESS[31:0] : PC_SRC_SEL[31:0];
19
```

nextPC.v

7 信号线和模块实例化

对连线系统的命名有助于连线不重不漏, 也便于实例化模块。

```
main control signal
                                                               //
     wire REG_DST,
 2
 3
         JUMP,
 4
5
         BRANCH,
         MEM_READ,
 6
         MEM_TO_REG
 7
         MEM_WRITE,
         ALU_SRC,
 9
         REG_WRITE,
10
         ZERO;
                //generated by ALU
11
     wire [1:0]
                ALU_OP;
12
     wire [3:0] ALU_CTR;
13
14
                        data bus
                                                      //
15
     wire [31:0] REG_DATA_1;
16
17
     wire [31:0] REG_DATA_2;
18
       //reg read output
```

```
wire [4:0] REG_WRITE_ADDRESS;
19
20
       //reg write address, the data will be from the MEM_REG_MUX
     wire [31:0] ALU_RES;
wire [31:0] EXTENDED_RES;
21
22
23
     wire [31:0] MEM_READ_DATA; //address specified by alu result
24
     wire [31:0] MEM_REG_MUX;
25
26
       //to be written into reg(memomy or alu result)
     wire [31:0] REG_ALU_MUX;
27
28
       //which one to be used by ALU as the 2nd src(rt or imm)
```

wire.v

```
Pc mainPC(
 1
 2
          .clock_in(CLOCK_IN),
          . nextPC(NEXT_PC),
 3
          .currPC(CURR_PC),
 4
 5
        .rst(RESET)
 6
       );
 7
     Ctr mainCtr(
        .opCode(INSTR[31:26]),
        .\,\operatorname{regDst}\left(\!\operatorname{REG\_DST}\right)\,,
 9
10
        .aluSrc(ALU_SRC)
11
        .memToReg(MEM_TO_REG) ,
        .regWrite(REG_WRITE),
12
13
        .memRead(MEM\_READ)
14
        .memWrite(MEM WRITE),
        .branch(BRANCH),
15
16
        .aluOp(ALU_OP),
        . jump (JUMP)
17
18
19
     AluCtr mainAluCtr (
        . aluOp(ALU\_OP)
20
21
        . funct(INSTR[5:0]),
22
        .aluCtr(ALU\_CTR)
23
24
     Alu mainAlu (
25
        .input1(REG_DATA_1).
26
        .input2(REG_ALU_MUX),
        .aluCtr(ALU_CTR),
27
28
        . zero (ZERO)
29
        . aluRes (ALU_RES)
30
31
     signExt mainSignExt (
32
        .inst(INSTR[15:0])
33
        . data (EXTENDED RES)
34
35
     dataMemory mainDataMemory (
        . clock_in(CLOCK_IN),
36
37
        .address(ALU_RES)
        . writeData (REG DATA 2)
38
        .readData(MEM_READ_DATA),
39
40
        .memWrite(MEM_WRITE),
41
        .memRead (MEM_READ)
42
43
     Register mainRegister (
        . clock_in(CLOCK_IN)
44
45
        .regWrite(REG_WRITE)
        .readReg1(INSTR[25:21]),
46
        .readReg2(INSTR[20:16]),
47
48
        . writeReg (REG_WRITE_ADDRESS) ,
        . \ writeData \ (MEM\_REG\_MUX) \ ,
49
```

instances.v

8 ModelSim 仿真

Figure 4: 二进制指令

Figure 5: MIPS 指令



Figure 6: ModelSim 仿真波形

9 上板输入输出实现方案

9.1 IO Scheme

SW[2:0]	MODE
000	led[5:3] 为 \$2,led[2:0] 为 \$1
001	led 显示 \$1
011	led 显示 \$2
111	led 显示 PC

设计使用 8 个 LED 作为输出, 4 个开关和 1 个复位式按钮作为输入,具体功能见下图。因板上接口限制,将只对输出寄存器 \$1,\$2 和PC,通过 SW[2:0] 选择输出模式,见左图。

9.2 IO 控制逻辑

```
1 //// GENRERATING SLOW CLOCK ////
2 wire CLOCK_IN;
3 reg [26:0] Buffer = 0;
4 always@ (posedge CLOCK) Buffer = Buffer + 1;
5 assign CLOCK_IN = FAST ? CLOCK : Buffer [26];
```

IO Port	Function
LED[7]	查看 clock 信号
LED[6]	查看 reset 信号
LED[5:0]	查看寄存器数值
SW[3]	调整时钟快/慢模式
SW[2:0]	设置寄存器数值输出模式
Button	输入 reste 信号

Table 1: IO Scheme

```
IO MODE SEL
                                                                           ////
       assign LED[7] = RESET;
assign LED[6] = CLOCK_IN;
 8
 9
       wire [5:0] OUTPUT;
10
       assign LED[5:0] = OUTPUT;
11
       wire [31:0] reg1;
wire [31:0] reg2;
12
13
14
       wire [5:0] reg12;
       assign reg12[5:3] = reg2;
assign reg12[2:0] = reg1;
15
16
       wire [31:0] CURR_PC_IO;
17
       assign CURR_PC_IO = CURR_PC>2;
wire [5:0] TEMP1;
wire [5:0] TEMP2;
18
19
20
       assign TEMP1 = MODE[0] ? reg1:reg12;
assign TEMP2 = MODE[1] ? reg2:TEMP1;
21
22
       assign OUTPUT = MODE[2]? CURR_PC_IO:TEMP2;
```

IO.v

9.3 User Constraint File

```
1 NET "CLOCK"
                     LOC = C9;
 2 NET "LED[0]"
                     LOC = F12;
 3 NET "LED[1]"
                     LOC = E12;
 4 NET "LED[2]"
                     LOC = E11;
 5 NET "LED[3]"
6 NET "LED[4]"
7 NET "LED[5]"
                     LOC = F11;
                     LOC = C11;
                     LOC = D11;
8 NET "LED[6]"
9 NET "LED[7]"
10 NET "MODE[0]"
                     LOC = E9;
                     LOC = F9;
                     LOC = L13;
11 NET "MODE[1]
                    LOC = L14;
12 NET "MODE[2]
13 NET "FAST"
                     LOC = H18;
                     LOC = N17;
14 NET "RESET"
                     LOC = K17 | IOSTANDARD = LVTTL | PULLDOWN;
```

top.ucf