Embedded Systems with ARM Cortex-M3 Microcontrollers in Assembly Language and C

Chapter 12 Interrupt

Dr. Yifeng Zhu Electrical and Computer Engineering University of Maine

Spring 2015

Interrupts

- Motivations
 - Inform a program of some external events timely
 - ▶ Polling vs Interrupt
 - Implement multi-tasking with priority support

Merriam-Webster:

"to break the uniformity or continuity of"

Polling *vs* Interrupt



Polling:

You pick up the phone every three seconds to check whether you are getting a call.

Interrupt:


Do whatever you should do and pick up the phone when it rings.

Interrupt Service Routine (ISR) Vector Table


- Start address for the exception handler for each exception type is fixed and pre-defined
- Processor loads PC with this fixed, predefined address
- Exception Vector Table starts at memory address 0
- Program Counter pc = 0x00000004 initially

Address	Priority	Type of priority	Acronym	Description
0x0000_0000	-	-	-	Stack Pointer
0x0000_0004	-3	fixed	Reset	Reset Vector
0x0000_0008	-2	fixed	NMI_Handler	Non maskable interrupt. The RCC Clock Security System (CSS) is linked to the NMI vector.
0x0000_000C	-1	fixed	HardFault_Handler	All class of fault
0x0000_0010	0	settable	MemManage_Handler	Memory management
0x0000_0014	I	settable	BusFault_Handler	Pre-fetch fault, memory access fault
0x0000_0018	2	settable	UsageFault_Handler	Undefined instruction or illegal state
0x0000_001C- 0x0000_002B	-	-	-	Reserved
0x0000_002C	3	settable	SVC_Handler	System service call via SWI instruction
0x0000_0030	4	settable	DebugMon_Handler	Debug Monitor
0x0000_0034	-	-	-	Reserved
0x0000_0038	5	settable	PendSV_Handler	Pendable request for system service
0x0000_003C	6	settable	SysTick_Handler	System tick timer
•••				

ISR Vector Table




Stacking & Unstacking




- The processor automatically pushes these eight registers into the main stack before an interrupt handler starts
- The processor automatically pops these eight register out of the main stack when an interrupt hander exits.

- Two SPs: Main SP (MSP) and Process SP (PSP)
- Determined by operating mode, and CONTROL[0]
 - ► Thread mode \rightarrow SP = PSP
 - ► Handler mode \rightarrow SP = MSP if CONTROL[0] = 0; Otherwise SP = PSP


Interrupt



Stacking & Unstacking



Registers




MSP: Main Stack Pointer

PSP: Process Stack Pointer

Processor Mode: Handler Mode *vs* Thread Mode

- Handler mode and Thread mode
 - Handler mode always use MSP (Main Stack Pointer)
 - ▶ Thread Mode uses either PSP (Process Stack Pointer) or MSP
 - ► Control[1] = \emptyset \rightarrow SP = MSP (default)
 - ► Control[1] = 1 \rightarrow SP = PSP
- When the processor is reset, the default is the thread mode.
- The processor enters the handler mode when an exception occurs.



Which stack to use when exiting an interrupt?


Link Register (LR) now has two usages:

- ▶ LR = address of the instruction immediately after BL
- LR indicates whether MSP or PSP is used to restore register when exiting an interrupt
 - LR value generated by processor
 - ▶ The processor set LR to **0xFFFFFFF** on reset.
 - If return to handler mode, the MSP stack is always used

Link Register (LR)	Return Mode	Return Stack
0xFFFFFFE1	Handler	SP = MSP
0xFFFFFF9	Thread	SP = MSP
0xFFFFFFD	Thread	SP = PSP


Stacking & Unstacking

Control[1] = $0 \Rightarrow User program uses MSP$.



Stacking & Unstacking

Control[1] = 1 \Rightarrow User program uses PSP.



Which is being used?

When exiting an interrupt:

- If LR = 0xFFFFFFF9, then SP = MSP
- ▶ If LR = 0xFFFFFFD, then SP = PSP

```
9 = 1001
```

D = 1101

```
TST r7, #0x04

MRSEQ r4, msp

MRSNE r4, psp
```

main PROC addr = 0x08000044 MOV r3,#0	
ENDP	
\sim addr = 0x0800001C	
SysTick_Handler PROC	
EXPORT SysTick_Handler	R1 :
ADD r3, #1	R14
ADD r4, #1	R1 !
BX lr	
ENDP	

RØ	0
R1	1
R2	2
R3	3
R4	4
R12	12
.3(SP)	MSP
4(LR)	0x08001000
.5(PC)	0x08000044
xPSR	0x21000000
MSP	0x20000200
PSP	0x00000000

xxxxxxx	0x20000200
	0x200001FC
	0x200001F8
	0x200001F4
	0x200001F0
	0x200001EC
	0x200001E8
	0x200001E4
	0x200001E0
	0x200001DC
	0x200001D8
	0x200001D4
	0x200001D0
	0x200001CF
Memory	

Memory

Interrupt:

Suppose SysTick interrupt occurs when PC = 0x08000044

main PROC addr = x08000044 MOV r3,#0
ENDP
\sim addr = 0x0800001C
SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r3, #1
ADD r4, #1
BX lr
ENDP

RØ	0
R1	1
R2	2
R3	3
R4	4
R12	12
R13(SP)	MSP
R14(LR)	0x08001000
R15(PC)	0x08000044
xPSR	0x21000000
MSP	0x20000200
PSP	0×00000000

xxxxxxx	0x20000200
	0x200001FC
	0x200001F8
	0x200001F4
	0x200001F0
	0x200001EC
	0x200001E8
	0x200001E4
	0x200001E0
	0x200001DC
	0x200001D8
	0x200001D4
	0x200001D0
	0x200001CF
Memory	ı

main PROC addr = 0x08000044 MOV r3,#0	
ENDP	
$\sqrt{\text{addr}} = 0 \times 0800001C$	
SysTick_Handler PROC	
EXPORT SysTick_Handler	R1
ADD r3, #1	R1
ADD r4, #1	R1
BX lr	
ENDP	

RØ	0	
R1	1	
R2	2	
R3	3	
R4	4	
R12	12	
R13(SP)	MSP	
R14(LR)	0xFFFFFF9	
R15(PC)	0x0800001C	
		-
xPSR	0x21000000	
MSP	0x200001E0	
PSP	0×00000000	

	xxxxxxx	0x20000200
xPSR	0x21000000	0x200001FC
PC	0x08000044	0x200001F8
LR	0x08001000	0x200001F4
R12	12	0x200001F0
R3	3	0x200001EC
R2	2	0x200001E8
R1	I	0x200001E4
RØ	0	0x200001E0
		0x200001DC
		0x200001D8
		0x200001D4
		0x200001D0
		0x200001CF

Memory

main PROC addr = 0x08000044 MOV r3,#0
ENDP
addr = 0x0800001C SysTick Handler PROC
EXPORT SysTick_Handler
ADD r3, #1
ADD r4, #1
BX lr
ENDP

indicate MSP is used.

RØ	0	
R1	1	
R2	2	
R3	3	
R4	4	
R12	12	
13(SP)	MSP	
14(LR)	0xFFFFFF9	
15(PC)	0x0800001C	
xPSR	0x21000000	
MSP	0x200001E0	
PSP	0x00000000	

	xxxxxxx	0x20000200
xPSR	0x21000000	0x200001FC
PC	0x08000044	0x200001F8
LR	0x08001000	0x200001F4
R12	12	0x200001F0
R3	3	0x200001EC
R2	2	0x200001E8
R1	I	0x200001E4
RØ	0	0x200001E0
		0x200001DC
		0x200001D8
		0x200001D4
		0x200001D0
		0x200001CF
	Memory	

main PROC addr = 0x08000044 MOV r3,#0	
ENDP	
\rightarrow addr = 0x0800001C	
SysTick_Handler PROC	
EXPORT SysTick_Handler	R
ADD r3, #1 🛑	R
ADD r4, #1	R
BX lr	
ENDP	

RØ	0	
R1	1	
R2	2	
R3	4	
R4	4	
R12	12	
13(SP)	MSP	
14(LR)	0xFFFFFF9	
15(PC)	0x0800001C	
		-
xPSR	0x21000000	
MSP	0x200001E0	
PSP	0x00000000	

	xxxxxxx	0×20000200
xPSR	0x21000000	0x200001FC
PC	0x08000044	0x200001F8
LR	0x08001000	0x200001F4
R12	12	0x200001F0
R3	3	0x200001EC
R2	2	0x200001E8
R1	I	0x200001E4
RØ	0	0x200001E0
		0x200001DC
		0x200001D8
		0x200001D4
		0x200001D0
		0x200001CF
		1

Memory

main PROC addr = 0x08000044 MOV r3,#0	
ENDP	
\sim addr = 0x0800001C	
SysTick_Handler PROC	
EXPORT SysTick_Handler	R13
ADD r3, #1	R14
ADD r4, #1 🛑	R15
BX lr	
ENDP	


RØ	0
R1	1
R2	2
R3	4
R4	5
R12	12
3(SP)	MSP
4(LR)	0xFFFFFF9
5(PC)	0x08000020
xPSR	0×21000000


0x200001E0


0x00000000

MSP

PSP







LR = 0xF	FFF	FFF9	to
indicate	MSP	is us	ed.

_	
0	
1	xP:
2	I
4	
5	R:
12	l
MSP	l
0xFFFFFF9	I
0x08000024	l
0x21000000	
0x200001E0	
0x00000000	
	1 2 4 5 12 MSP 0xFFFFFFF9 0x08000024 0x21000000 0x200001E0

	xxxxxxx	0x20000200
SR	0x21000000	0x200001FC
PC	0x08000044	0x200001F8
LR	0x08001000	0x200001F4
12	12	0x200001F0
R3	3	0x200001EC
R2	2	0x200001E8
R1	I	0x200001E4
RØ	0	0x200001E0
		0x200001DC
		0x200001D8
		0x200001D4
		0x200001D0
		0x200001CF
	Memory	ı

Memory

main PROC addr = 0x08000044 MOV r3,#0
ENDP
$\sqrt{\text{addr}} = 0 \times 0800001C$
SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r3, #1
ADD r4, #1
BX lr
ENDP

Note the new value of R3 is lost!!!

	 -
RØ	0
R1	1
R2	2
R3	3
R4	5
R12	12
R13(SP)	MSP
R14(LR)	0x08001000
R15(PC)	0x08000044
xPSR	0x21000000
MSP	0x20000200
PSP	0x00000000

xxxxxxx	0x20000200
	0x200001FC
	0x200001F8
	0x200001F4
	0x200001F0
	0x200001EC
	0x200001E8
	0x200001E4
	0x200001E0
	0x200001DC
	0x200001D8
	0x200001D4
	0x200001D0
	0x200001CF
Memory	l

main PROC addr = 0x08000044 MOV r3,#0	
ENDP	
/ addr = 0x0800001C	
SysTick_Handler PROC	
EXPORT SysTick_Handler	F
ADD r3, #1	F
ADD r4, #1	
BX lr	ľ
ENDP	
The Main program	
resumes!!!	

RØ	0	
R1	1	
R2	2	
R3	3	
R4	5	
R12	12	
13(SP)	0x08001000	
14(LR)	MSP	
15(PC)	0x08000044	
xPSR	0x21000000	
MSP	0x20000200	
PSP	0×00000000	

XXXXXXX	0x20000200
	0x200001FC
	0x200001F8
	0x200001F4
	0x200001F0
	0x200001EC
	0x200001E8
	0x200001E4
	0x200001E0
	0x200001DC
	0x200001D8
	0x200001D4
	0x200001D0
	0x200001CF
Memory	

main PROC addr = 0x08000044 MOV r3,#0	
ENDP	
\sim addr = 0x0800001C	
SysTick_Handler PROC	
EXPORT SysTick_Handler	R13
ADD r4, #1	R14
BL sine	R1!
BX lr	
ENDP	

R0	0
R1	1
R2	2
R3	3
R4	4
R12	12
R13(SP)	0x08001000
R14(LR)	MSP
R15(PC)	0x08000044
xPSR	0x21000000
MSP	0x20000200
PSP	0x00000000


xxxxxxx	0x20000200
	0x200001FC
	0x200001F8
	0x200001F4
	0x200001F0
	0x200001EC
	0x200001E8
	0x200001E4
	0x200001E0
	0x200001DC
	0x200001D8
	0x200001D4
	0x200001D0
	0x200001CF
Memory	l

_
R13
R14
R15

LR = 0xF	FFFF	FF9 to	
indicate	MSP	is used.	

RØ	0	
R1	1	xPSR
R2	2	PC
R3	3	SP
R4	4	LR
R12	12	R3
3(SP)	0xFFFFFF9	R2
4(LR)	MSP	R1
5(PC)	0x0800001C	R0
xPSR	0x21000000	
MSP	0x200001E0	
PSP	0x00000000	

	xxxxxxx	0x20000200
PSR	0x21000000	0x200001FC
PC	0x00000002	0x200001F8
SP	0x20000200	0x200001F4
LR	0x08001000	0x200001F0
R3	3	0x200001EC
R2	2	0x200001E8
R1	I	0x200001E4
RØ	0	0x200001E0
		0x200001DC
		0x200001D8
		0x200001D4
		0x200001D0
		0x200001CF
	Memory	



BL sine Updates LR register

RØ	0
R1	1
R2	2
R3	3
R4	4
R12	12
3(SP)	0x080000F4
4(LR)	MSP
5(PC)	0x080000F0
xPSR	0x21000000
MSP	0x200001E0

0x00000000

PSP

	xxxxxxx	0x20000200
xPSR	0x21000000	0x200001FC
PC	0x00000002	0x200001F8
SP	0x20000200	0x200001F4
LR	0x08001000	0x200001F0
R3	3	0x200001EC
R2	2	0x200001E8
R1	I	0x200001E4
RØ	0	0x200001E0
		0x200001DC
		0x200001D8
		0x200001D4
		0x200001D0
		0x200001CF
	Memory	l

0

1


2

R0

R1

R2

D3



K3	3
R4	4
R12	12
R13(SP)	0x080000F4
R14(LR)	MSP
R15(PC)	0x080000F0
xPSR	0x21000000
MSP	0x200001E0
PSP	0x00000000

	xxxxxxx	0x20000200
xPSR	0x21000000	0x200001FC
PC	0x00000002	0x200001F8
SP	0x20000200	0x200001F4
LR	0x08001000	0x200001F0
R3	3	0x200001EC
R2	2	0x200001E8
R1	I	0x200001E4
R0	0	0x200001E0
		0x200001DC
		0x200001D8
		0x200001D4
		0x200001D0
		0x200001CF
	Memory	


Interrupt: Stacking & Uns


UNSTACKING won't occurs!

main PROC addr = 0x08000044	
MOV r3,#0	
ENDP	
addr = 0x0800001C	
SysTick_Handler PROC	
EXPORT SysTick_Handler	R1
ADD r4, #1	R1
BL sine	R1
BX lr 🛑	
ENDP	
BL sine Updates LR register	


RØ	0	
R1	1	
R2	2	
R3	3	
R4	4	
R12	12	
L3(SP)	0x080000F4	
L4(LR)	MSP	
L5(PC)	0x080000F0	
		-
xPSR	0x21000000	
MSP	0x200001E0	
PSP	0×00000000	

	xxxxxxx	0×20000200
xPSR	0x21000000	0x200001FC
PC	0x00000002	0x200001F8
SP	0x20000200	0x200001F4
LR	0x08001000	0x200001F0
R3	3	0x200001EC
R2	2	0x200001E8
R1	I	0x200001E4
RØ	0	0x200001E0
		0x200001DC
		0x200001D8
		0x200001D4
		0x200001D0
		0x200001CF
	Memory	






Fix the bug! Method 2



Fix the bug! Method 3

Interrupt Priority Levels


- Priority determines the order to be serviced
- ightharpoonup A lower value ightharpoonup a higher urgency.
- ► Each interrupt has an Interrupt Priority Register (IP)
- Each IP consists of two fields, including preempt priority number and subpriority number.
 - The preempt priority number defines the priority for preemption.
 - The sub-priority number determines the order when multiple interrupts are pending with the same preempt priority number.



Interrupt Priority Levels


STM32L microcontroller only supports 16 interrupt levels, ranging from 0 to 15.
While Cortex-M3 uses eight bits to store the priority number, STM32L only uses four bits.

For STM32L processors, by default, two bits are used for the preempt priority number, and two bits are used for the sub-priority number.



Priority level 0 is the highest priority level, and priority level 15 is the lowest.

Priority of System Interrupts



// Set the priority of a system interrupt IRQn
SCB->SHP[(IRQn) & 0xF) - 4] = (priority << 4) & 0xFF;</pre>

Priority of Peripheral Interrupts

```
8 bits
base = NVIC_BASE + NVIC_IPR0
                                             DMA1 Channel 5
                     base + 16
                                          15
                                             DMA1 Channel 4
                     base + 15
                                          14
                                             DMA1 Channel 3
                     base + 14
                                             DMA1 Channel 2
                     base + 13
                                          12
                     base + 12
                                             DMA1 Channel 1
                                          11
                                             EXTI Line 4
                     base + 11
                                          10
                     base + 10
                                              EXTI Line 3
                     base + 9
                                              EXTI Line 2
                     base + 7
                                              EXTI Line 1
                                          7
                      base + 6
                                             EXTI Line 0
                     base + 5
                                          5
                                             RCC
                     base + 4
                                             FLASH
                     base + 3
                                             RTC WKUP
                     base + 2
                                             TAMPER_STAMP
                     base + 1
                                              PVD
                      base + 0
                                             Window Watch Dog
                      Memory
                               Interrupt Interrupt Interrupt
                     Address
                                        Number Name
                               Priority
// Set the priority for EXTI 0 (Interrupt number 6)
NVIC->IP[6] = 0xF0;
```

Exception-masking registers (PRIMASK, FAULTMASK and BASEPRI)

- PRIMASK: Used to disable all exceptions except Non-maskable interrupt (NMI) and hard fault.
 - Write I to PRIMASK to disable all interrupts except NMI

```
MOV R0, #1
MSR PRIMASK, R0
```

Write 0 to PRIMASK to enable all interrupts


```
MOV R0, #0
MSR PRIMASK, R0
```

- FAULTMASK: Like PRIMASK but change the current priority level to
 -1, so that even hard fault handler is blocked
- BASEPRI: Disable interrupts only with priority lower than a certain level
 - Example, disable all exceptions with priority level higher than 0x60

```
MOV R0, #0x60
MSR BASEPRI, R0
```


Interrupt Enable

Interrupt Set Enable Register 0 (ISER0)



Interrupt Set Enable Register 1 (ISER1)

Address of ISER1 = Address of ISER0 + 4




I2C1_ER
I2C2_EV
I2C2_ER
SPI1
SPI2
USART1
USART2
USART3
EXTI15_10
RTC_Alarm
USB_FS_WKUP
TIM6
TIM6

NVIC->ISER[1] = 1 << 12;</pre>

// Enable Timer 7 interrupt

Interrupt Disable

Interrupt Clear Enable Register 0 (ICER0)



Interrupt Clear Enable Register 1 (ICER1) Address of ICER1 = Address of ISER0 + 4

Clear Enable Bit 0 Interrupt Number

USART3 USART2 USART1 SPI1 SPI2

NVIC->ICER[1] = 1 << 12; // Diable Timer 7 interrupt