# Embedded Systems with ARM Cortex-M3 Microcontrollers in Assembly Language and C

# Chapter 4 ARM Arithmetic and Logic Instructions

Dr. Yifeng Zhu Electrical and Computer Engineering University of Maine

Spring 2015

#### Overview:

#### Arithmetic and Logic Instructions

- Shift
  - LSL (logic shift left), LSR (logic shift right), ASR (arithmetic shift right), ROR (rotate right), RRX (rotate right with extend)
- Logic
  - AND (bitwise and), ORR (bitwise or), EOR (bitwise exclusive or), ORN (bitwise or not), MVN (move not)
- Bit set/clear
  - **BFC** (bit field clear), **BFI** (bit field insert), **BIC** (bit clear), **CLZ** (count leading zeroes)
- Bit/byte reordering
  - RBIT (reverse bit order in a word), REV (reverse byte order in a word), REV16 (reverse byte order in each half-word independently), REVSH (reverse byte order in each half-word independently)
- Addition
  - ADD, ADC (add with carry)
- Subtraction
  - ▶ SUB, RSB (reverse subtract), SBC (subtract with carry)
- Multiplication
  - MUL (multiply), MLA (multiply-accumulate), MLS (multiply-subtract), SMULL (signed long multiply-accumulate), SMLAL (signed long multiply-accumulate), UMULL (unsigned long multiply-subtract), UMLAL (unsigned long multiply-subtract)
- Division
  - SDIV (signed), UDIV (unsigned)
- Saturation
  - SSAT (signed), USAT (unsigned)
- Sign extension
  - SXTB (signed), SXTH, UXTB, UXTH
- Bit field extract
  - SBFX (signed), UBFX (unsigned)
- Syntax

<Operation>{<cond>}{S} Rd, Rn, Operand2

### Example: Add

Unified Assembler Language (UAL) Syntax

```
ADD r1, r2, r3 ; r1 = r2 + r3
ADD r1, r2, #4 ; r1 = r2 + 4
```

Traditional Thumb Syntax

```
ADD r1, r3 ; r1 = r1 + r3
ADD r1, #15 ; r1 = r1 + 15
```


# Commonly Used Arithmetic Operations

ADD {Rd,} Rn, Op2	Add. Rd ← Rn + Op2				
ADC {Rd,} Rn, Op2	Add with carry. $Rd \leftarrow Rn + Op2 + Carry$				
SUB {Rd,} Rn, Op2	Subtract. Rd ← Rn - Op2				
SBC {Rd,} Rn, Op2	Subtract with carry. Rd ← Rn - Op2 + Carry - I				
RSB {Rd,} Rn, Op2	Reverse subtract. Rd ← Op2 - Rn				
MUL {Rd,} Rn, Rm	Multiply. Rd ← (Rn × Rm)[31:0]				
MLA Rd, Rn, Rm, Ra	Multiply with accumulate.				
MLA Ku, Kii, Kiii, Ka	$Rd \leftarrow (Ra + (Rn \times Rm))[31:0]$				
MLS Rd, Rn, Rm, Ra	Multiply and subtract, Rd ← (Ra – (Rn × Rm))[31:0]				
SDIV {Rd,} Rn, Rm	Signed divide. $Rd \leftarrow Rn / Rm$				
UDIV {Rd,} Rn, Rm	Unsigned divide. Rd ← Rn / Rm				
SSAT Rd, #n, Rm {,shift #s}	Signed saturate				
<b>USAT</b> Rd, #n, Rm {,shift #s}	Unsigned saturate				

### Example:

### S: Set Condition Flags

- For most instructions, we can add a suffix S to update the NZCV bits of the APSR register.
- In this example, the Z and C bits are set.



### Program Status Register


Application PSR (APSR), Interrupt PSR (IPSR), Execution PSR (EPSR)

	31	30	29	28	27	26:25	24	23:20 19:16	15:10	9	8	7	6	5	4:0
<b>APSR</b>	N	Z	U	V	Q										
<b>IPSR</b>	IPSR Exception Number														
<b>EPSR</b>						ICI/IT	Т		ICI/IT						·

- Combine them together into one register (PSR)
- Use PSR in code

	31	30	29	28	27	26:25	24	23:20 19:16	15:10	9	8	7	6	5	4:0
PSR	N	Z	O	<b>V</b>	Q	ICI/IT	Т		ICI/IT			Excep	tion N	umber	

### Example: 64-bit Addition



- A register can only store 32 bits
- A 64-bit integer needs two registers
- Split 64-bit addition into two 32-bit additions

# Example: 64-bit Addition

```
start
 : C = A + B
  ; Two 64-bit integers A (r1,r0) and B (r3, r2).
 ; Result C (r5, r4)
  A = 00000002FFFFFFFF
  : B = 000000040000001
 LDR r0, =0xFFFFFFF ; A's lower 32 bits
 LDR r1, =0x000000002; A's upper 32 bits
 LDR r2, =0x00000001; B's lower 32 bits
 LDR r3, =0x00000004; B's upper 32 bits
 : Add A and B
 ADDS r4, r2, r0; C[31..0] = A[31..0] + B[31..0], update Carry
 ADC r5, r3, r1 ; C[64...32] = A[64...32] + B[64...32] + Carry
stop B stop
```

### Example: 64-bit Subtraction

```
start
 : C = A - B
  ; Two 64-bit integers A (r1,r0) and B (r3, r2).
  ; Result C (r5, r4)
  A = 00000002FFFFFFFF
  ; B = 000000040000001
  LDR r0, =0xFFFFFFF ; A's lower 32 bits
  LDR r1, =0x000000002; A's upper 32 bits
  LDR r2, =0x00000001; B's lower 32 bits
  LDR r3, =0x00000004; B's upper 32 bits
  ; Subtract B from A
  SUBS r4, r0, r2; C[31..0] = A[31..0] - B[31..0], update Carry
  SBC r5, r1, r3 ; C[64...32] = A[64...32] - B[64...32] - Carry
stop B stop
```

### Example: Short Multiplication and Division

```
; MUL: Signed multiply
MUL r6, r4, r2  ; r6 = LSB32( r4 × r2 )

; UMUL: Unsigned multiply
UMUL r6, r4, r2  ; r6 = LSB32( r4 × r2 )

; MLA: Multiply with accumulation
MLA r6, r4, r1, r0  ; r6 = LSB32( r4 × r1 ) + r0

; MLS: Multiply with subtract
MLS r6, r4, r1, r0  ; r6 = LSB32( r4 × r1 ) - r0
```

# Example: Long Multiplication

UMULL RdLo, RdHi, Rn, Rm	Unsigned long multiply. RdHi,RdLo ← unsigned(Rn × Rm)
SMULL RdLo, RdHi, Rn, Rm	Signed long multiply. RdHi,RdLo ← signed(Rn × Rm)
UMLAL RdLo, RdHi, Rn, Rm	Unsigned multiply with accumulate. RdHi,RdLo ← unsigned(RdHi,RdLo + Rn × Rm)
SMLAL RdLo, RdHi, Rn, Rm	Signed multiply with accumulate. RdHi,RdLo ← signed(RdHi,RdLo + Rn × Rm)

```
UMULL r3, r4, r0, r1 ; r4:r3 = r0 \times r1, r4 = MSB bits, r3 = LSB bits SMULL r3, r4, r0, r1 ; r4:r3 = r0 \times r1 UMLAL r3, r4, r0, r1 ; r4:r3 = r4:r3 + r0 \times r1 SMLAL r3, r4, r0, r1 ; r4:r3 = r4:r3 + r0 \times r1
```


# Bitwise Logic

AND {Rd,} Rn, Op2	Bitwise logic AND. Rd ← Rn & operand2
ORR {Rd,} Rn, Op2	Bitwise logic OR. Rd ← Rn   operand2
EOR {Rd,} Rn, Op2	Bitwise logic exclusive OR. Rd ← Rn ^ operand2
ORN {Rd,} Rn, Op2	Bitwise logic NOT OR. Rd ← Rn   (NOT operand2)
BIC {Rd,} Rn, Op2	Bit clear. Rd ← Rn & NOT operand2
BFC Rd, #lsb, #width	Bit field clear. Rd[(width+lsb−1):lsb] ← 0
BFI Rd, Rn, #lsb, #width	Bit field insert.
<b>DFI</b> Ku, Kii, #isb, #widui	$Rd[(width+lsb-l):lsb] \leftarrow Rn[(width-l):0]$
MVN Rd, Op2	Move NOT, logically negate all bits.
MVN Ku, Opz	Rd ← 0xFFFFFFF EOR Op2

# Example: AND r2, r0, r1

Bit-wise Logic AND

# Example: ORR r2, r0, r1




Bit-wise Logic OR

### Example: BIC r2, r0, r1

Bit Clear


r2= r0 & NOT r1

#### Step 1:



#### Step 2:





### Example: BFC and BFI

- ▶ Bit Field Clear (BFC) and Bit Field Insert (BFI).
- Syntax
  - ▶ BFC Rd, #lsb, #width
  - ▶ BFI Rd, Rn, #lsb, #width

#### Examples:

```
BFC R4, #8, #12; Clear bit 8 to bit 19 (12 bits) of R4 to 0
```

```
BFI R9, R2, #8, #12
```

; Replace bit 8 to bit 19 (12 bits) of R9 with bit 0 to bit 11 from R2.

# Bit Operators (&, $| , \sim ) vs$ Boolean Operators (&&, | , | , !)

A && B	Boolean and	A & B	Bitwise and
A  B	Boolean or	A B	Bitwise or
!B	Boolean not	~B	Bitwise not

- The Boolean operators perform word-wide operations, not bitwise.
- For example,
  - $\bullet$  "0x10 & 0x01" = 0x00, but "0x10 && 0x01" = 0x01.
  - " $\sim 0 \times 0 1$ " =  $0 \times FFFFFFFF$ , but " $!0 \times 0 1$ " =  $0 \times 00$ .

#### Check a Bit

result = 
$$a & (1 << k)$$

Example: k = 5

	•
Bit Mask	1 << k
result a &	(1)

3	a <sub>7</sub>	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>l</sub>	a <sub>0</sub>
k	0	0	1	0	0	0	0	0
)	0	0	a <sub>5</sub>	0	0	0	0	0

#### Set a Bit

$$a = (1 << k)$$

or

$$a = a | (1 << k)$$

Example: k = 5

а	a <sub>7</sub>	a <sub>6</sub>	<b>a</b> <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>l</sub>	a <sub>0</sub>
1 << k	0	0	1	0	0	0	0	0
a   (1 << k)	a <sub>7</sub>	a <sub>6</sub>	1	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>I</sub>	a <sub>0</sub>

### Clear a Bit

$$a \&= \sim (1 << k)$$

Example: k = 5

а	a <sub>7</sub>	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>l</sub>	a <sub>0</sub>
~(1 << k)	1	1	0	1	1	1	1	1
a & ~(1< <k)< th=""><th>a<sub>7</sub></th><th>a<sub>6</sub></th><th>0</th><th>a<sub>4</sub></th><th>a<sub>3</sub></th><th>a<sub>2</sub></th><th>a<sub>l</sub></th><th><math>a_0</math></th></k)<>	a <sub>7</sub>	a <sub>6</sub>	0	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>l</sub>	$a_0$

# Toggle a Bit

Without knowing the initial value, a bit can be toggled by XORing it with a "1"

Example: k = 5

а	a <sub>7</sub>	a <sub>6</sub>	<b>a</b> <sub>5</sub>	$a_4$	$A_3$	$a_2$	a <sub>l</sub>	a <sub>0</sub>
1 << k	0	0	1	0	0	0	0	0
a ^= 1< <k< th=""><th>a<sub>7</sub></th><th>a<sub>6</sub></th><th>NOT(a<sub>5</sub>)</th><th>A<sub>4</sub></th><th>a<sub>3</sub></th><th>a<sub>2</sub></th><th>a<sub>l</sub></th><th>a<sub>0</sub></th></k<>	a <sub>7</sub>	a <sub>6</sub>	NOT(a <sub>5</sub> )	A <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>l</sub>	a <sub>0</sub>

a <sub>5</sub>	1	<b>a</b> ₅⊕1
0	1	1
1	1	0

Truth table of Exclusive OR with one

## Saturating Instruction: SSAT and USAT

- Syntax:
  - op{cond} Rd, #n, Rm{, shift}
- ▶ SSAT saturates a signed value to the signed range  $-2^{n-1} \le x \le 2^{n-1}$  -1.

$$SAT(x) = \begin{cases} 2^{n-1} - 1 & if \ x > 2^{n-1} - 1 \\ -2^{n-1} & if \ x < 2^{n-1} \\ x & otherwise \end{cases}$$

▶ USAT saturates a signed value to the unsigned range  $0 \le x \le 2^n$  - 1.

$$USAT(x) = \begin{cases} 2^{n} - 1 & if \ x > 2^{n} - 1 \\ x & otherwise \end{cases}$$


- Examples:

  - SSAT r2, #11, r1 ; output range:  $-2^{10} \le r2 \le 2^{10}$

  - ▶ USAT r2, #11, r3 ; output range:  $0 \le r2 \le 2^{11}$

RBIT Rd, Rn	Reverse bit order in a word. for $(i = 0; i < 32; i++)$ Rd[i] $\leftarrow$ RN[3 I – i]
REV Rd, Rn	Reverse byte order in a word. Rd[31:24] ← Rn[7:0], Rd[23:16] ← Rn[15:8], Rd[15:8] ← Rn[23:16], Rd[7:0] ← Rn[31:24]
REVI6 Rd, Rn	Reverse byte order in each half-word. Rd[15:8] ← Rn[7:0], Rd[7:0] ← Rn[15:8], Rd[31:24] ← Rn[23:16], Rd[23:16] ← Rn[31:24]
REVSH Rd, Rn	Reverse byte order in bottom half-word and sign extend. Rd[15:8] ← Rn[7:0], Rd[7:0] ← Rn[15:8], Rd[31:16] ← Rn[7] & 0xFFFF


#### **RBIT** Rd, Rn



```
LDR r0, =0x12345678; r0 = 0x12345678
RBIT r1, r0; Reverse bits, r1 = 0x1E6A2C48
```

RBIT Rd, Rn	Reverse bit order in a word. for $(i = 0; i < 32; i++)$ Rd[i] $\leftarrow$ RN[3 I – i]
REV Rd, Rn	Reverse byte order in a word. Rd[31:24] ← Rn[7:0], Rd[23:16] ← Rn[15:8], Rd[15:8] ← Rn[23:16], Rd[7:0] ← Rn[31:24]
REVI6 Rd, Rn	Reverse byte order in each half-word. Rd[15:8] ← Rn[7:0], Rd[7:0] ← Rn[15:8], Rd[31:24] ← Rn[23:16], Rd[23:16] ← Rn[31:24]
REVSH Rd, Rn	Reverse byte order in bottom half-word and sign extend. Rd[15:8] ← Rn[7:0], Rd[7:0] ← Rn[15:8], Rd[31:16] ← Rn[7] & 0xFFFF

#### **REV** Rd, Rn



```
LDR R0, =0x12345678
REV R1, R0 ; R1 = 0x78563412
```

RBIT Rd, Rn	Reverse bit order in a word. for $(i = 0; i < 32; i++)$ Rd[i] $\leftarrow$ RN[3 I – i]
REV Rd, Rn	Reverse byte order in a word. Rd[31:24] ← Rn[7:0], Rd[23:16] ← Rn[15:8], Rd[15:8] ← Rn[23:16], Rd[7:0] ← Rn[31:24]
REVI6 Rd, Rn	Reverse byte order in each half-word. Rd[15:8] ← Rn[7:0], Rd[7:0] ← Rn[15:8], Rd[31:24] ← Rn[23:16], Rd[23:16] ← Rn[31:24]
REVSH Rd, Rn	Reverse byte order in bottom half-word and sign extend. Rd[15:8] ← Rn[7:0], Rd[7:0] ← Rn[15:8], Rd[31:16] ← Rn[7] & 0xFFFF


#### REV16 Rd, Rn



```
LDR R0, =0x12345678
REV16 R2, R0 ; R2 = 0x34127856
```

RBIT Rd, Rn	Reverse bit order in a word. for (i = 0; i < 32; i++) $Rd[i] \leftarrow RN[3l-i]$
REV Rd, Rn	Reverse byte order in a word. Rd[31:24] ← Rn[7:0], Rd[23:16] ← Rn[15:8], Rd[15:8] ← Rn[23:16], Rd[7:0] ← Rn[31:24]
REV16 Rd, Rn	Reverse byte order in each half-word.  Rd[15:8] ← Rn[7:0], Rd[7:0] ← Rn[15:8],  Rd[31:24] ← Rn[23:16], Rd[23:16] ← Rn[31:24]
REVSH Rd, Rn	Reverse byte order in bottom half-word and sign extend. Rd[15:8] ← Rn[7:0], Rd[7:0] ← Rn[15:8], Rd[31:16] ← Rn[7] & 0xFFFF

#### **REVSH** Rd, Rn



```
LDR R0, =0x33448899
REVSH R1, R0 ; R0 = 0xFFFF9988
```

# Sign and Zero Extension

```
signed int_8 a = -1;  // a signed 8-bit integer, a = 0xFF
signed int_16 b = -2;  // a signed 16-bit integer, b = 0xFFFF
signed int_32 c;  // a signed 32-bit integer

c = a;  // sign extension required, c = 0xFFFFFFFF
c = b;  // sign extension required, c = 0xFFFFFFFF
```

# Sign and Zero Extension

<b>SXTB</b> {Rd,} Rm {,ROR #n}	Sign extend a byte.
	$Rd[31:0] \leftarrow Sign Extend((Rm ROR (8 \times n))[7:0])$
<b>SXTH</b> {Rd,} Rm {,ROR #n}	Sign extend a half-word.
	Rd[31:0] ← Sign Extend((Rm ROR (8 × n))[15:0])
UXTB {Rd,} Rm {,ROR #n}	Zero extend a byte.
	$Rd[31:0] \leftarrow Zero Extend((Rm ROR (8 × n))[7:0])$
<b>UXTH</b> {Rd,} Rm {,ROR #n}	Zero extend a half-word.
	Rd[31:0] ← Zero Extend((Rm ROR (8 × n))[15:0])

```
LDR R0, =0x55AA8765

SXTB R1, R0 ; R1 = 0x00000065

SXTH R1, R0 ; R1 = 0xFFFF8765

UXTB R1, R0 ; R1 = 0x00000065

UXTH R1, R0 ; R1 = 0x000008765
```

#### Data Movement

MOV	Rd ← operand2
MVN	Rd ← NOT operand2
MRS Rd, spec_reg	Move from special register to general register
MSR spec_reg, Rm	Move from general register to special register

```
MOV r4, r5 ; Copy r5 to r4


MVN r4, r5 ; r4 = bitwise logical NOT of r5

MOV r1, r2, LSL #3 ; r1 = r2 << 3

MOV r0, PC ; Copy PC (r15) to r0

MOV r1, SP ; Copy SP (r14) to r1
```

#### Barrel Shifter



- The second operand of ALU has a special hardware called Barrel shifter
- Example:

```
ADD r1, r0, r0, LSL #3; r1 = r0 + r0 << 3 = 9 \times r0
```

#### The Barrel Shifter

Logical Shift Left (LSL)



Logical Shift Right (LSR)



Rotate Right Extended (RRX)



Arithmetic Shift Right (ASR)




Rotate Right (ROR)



Why is there rotate right but no rotate left?


Rotate left can be replaced by a rotate right with a different rotate offset.

Typically, Barrel shifters are implemented as a cascade of parallel 2-to-1 multiplexers.




Sı	S <sub>0</sub>	<b>Y</b> <sub>3</sub>	Y <sub>2</sub>	Yı	Y <sub>0</sub>
0	0	$D_3$	$D_2$	Dı	$D_0$
0	1	$D_0$	$D_3$	$D_2$	$D_I$
1	0	Dı	$D_0$	$D_3$	$D_2$
1	1	$D_2$	Dı	$D_0$	$D_3$

Example:  $S_1S_0 = 00$ 




Sı	S <sub>0</sub>	<b>Y</b> <sub>3</sub>	Y <sub>2</sub>	Yı	Y <sub>0</sub>
		$D_3$	$D_2$	D <sub>I</sub>	$D_0$
0		$D_0$			
1	0	Dı	$D_0$	$D_3$	$D_2$
1	1	$D_2$	Dı	$D_0$	$D_3$

Example:  $S_1S_0 = 01$ 




		<b>Y</b> <sub>3</sub>			
0		$D_3$			
0		$D_0$			
1	0	Dı	$D_0$	$D_3$	$D_2$
1	1	$D_2$	Dı	D <sub>0</sub>	$D_3$

Example:  $S_1S_0 = 10$ 



Sı	S <sub>0</sub>	<b>Y</b> <sub>3</sub>	Y <sub>2</sub>	Yı	Y <sub>0</sub>
		$D_3$	$D_2$	Dı	$D_0$
0		$D_0$			
1	0	Dı	$D_0$	$D_3$	$D_2$
1	1	$D_2$	Dı	D <sub>0</sub>	$D_3$

Example:  $S_1S_0 = 11$ 



		Y <sub>3</sub>			
0		$D_3$			
0		$D_0$			
1	0	Dı	$D_0$	$D_3$	$D_2$
1	1	$D_2$	Dı	$D_0$	$D_3$

#### Barrel Shifter

Examples:

```
ADD r1, r0, r0, LSL #3
; r1 = r0 + r0 << 3 = r0 + 9 × r0

ADD r1, r0, r0, LSR #3
; r1 = r0 + r0 >> 3 = r0 + r0/8 (unsigned)

ADD r1, r0, r0, ASR #3
; r1 = r0 + r0 >> 3 = r0 + r0/8 (signed)
```

Use Barrel shifter to speed up the application

```
ADD r1, r0, r0, LSL #3 \iff MOV r2, #9 ; r2 = 9 MUL r1, r0, r2 ; r1 = r0 * 9
```