
Embedded Systems with ARM Cortex-M3 Microcontrollers in Assembly Language and C

Chapter I Computer and Assembly Language

Dr. Yifeng Zhu Electrical and Computer Engineering University of Maine

Spring 2015


Embedded Systems



Amazon Warehouse



Assembly Programs



http://www.andysinger.com/

Why do we learn Assembly?

- Assembly isn't "just another language".
 - Help you understand how does the processor work
- Assembly program runs faster than high-level language. Performance critical codes must be written in assembly.
 - Use the profiling tools to find the performance bottle and rewrite that code section in assembly
 - Latency-sensitive applications, such as aircraft controller
 - Standard C compilers do not use some operations available on ARM processors, such ROR (Rotate Right) and RRX (Rotate Right Extended).
- Hardware/processor specific code,
 - Processor booting code
 - Device drivers
 - A test-and-set atomic assembly instruction can be used to implement locks and semaphores.
- Cost-sensitive applications
 - Embedded devices, where the size of code is limited, wash machine controller, automobile controllers
- The best applications are written by those who've mastered assembly language or fully understand the low-level implementation of the high-level language statements they're choosing.

Why ARM processor

- As of 2005, 98% of the more than one billion mobile phones sold each year used ARM processors
- As of 2009, ARM processors accounted for approximately 90% of all embedded 32-bit RISC processors




iPhone 5 Teardown



The A6 processor is the first Apple System-on-Chip (SoC) to use a custom design, based off the ARMv7 instruction set.

Kindle HD Fire




Texas Instruments

OMAP 4460 dual
core processor

Fitbit Flex Teardown






STMicroelectronics
32LI5IC6 Ultra Low
Power ARM Cortex M3
Microcontroller

Nordic Semiconductor nRF8001 Bluetooth Low Energy Connectivity IC

Samsung Galaxy Gear






STMicroelectronics STM32F401B ARM-

Cortex M4 MCU with 128KB Flash

source: ifixit.com

Pebble Smartwatch






STMicroelectronics STM32F205RE ARM Cortex-M3 MCU, with a maximum speed of I20 MHz

Oculus VR







Facebook's \$2 Billion Acquisition Of Oculus

source: ifixit.com

STMicroelectronics STM32L100RB Ultra-low-power 32-bit Value Line ARM Cortex-M3 MCU with 128 Kbytes Flash, 32 MHz CPU, LCD, USB

Nest Learning Thermostat





ST Microelectronics STM32L151VB ultra-low-power 32 MHz ARM Cortex-M3 MCU

Samsung Gear Fit Fitness Tracker



Memory


- Memory is arranged as a series of "locations"
 - ► Each location has a unique "address"
 - ► Each location holds a byte (byte-addressable)
 - e.g. the memory location at address 0x080001B0 contains the byte value 0x70, i.e., 112
- ▶ The number of locations in memory is limited
 - e.g. 4 GB of RAM
 - ▶ 1 Gigabyte (GB) = 2³⁰ bytes
 - ▶ 2³² locations → 4,294,967,296 locations!
- Values stored at each location can represent either program data or program instructions
 - e.g. the value 0x70 might be the code used to tell the processor to add two values together

Address Data 8 bits 32 bits **0xFFFFFFF** 70 0x080001B0 0x080001AF BC 0x080001AE 18 0x080001AD **01** 0x080001AC Δ0

Computer Architecture


Von-Neumann

Instructions and data are stored in the same memory.



Harvard


Data and instructions are stored into separate memories.



Computer Architecture


Von-Neumann

Instructions and data are stored in the same memory.



Harvard

Data and instructions are stored into separate memories.




Levels of Program Code

C Program

```
int main(void){
   int i;
   int total = 0;
   for (i = 0; i < 10; i++) {
      total += i;
   }
   while(1); // Dead loop
}</pre>
Compile
```

Assembly Program



Machine Program

Assemble

High-level language

- Level of abstraction closer to problem domain
- Provides for productivity and portability

Assembly language

Textual representation of instructions

Hardware representation

- Binary digits (bits)
- Encoded instructions and data

See a Program Runs

C Code

```
int main(void){
    int a = 0;
    int b = I;
    int c;
    c = a + b;
    return 0;
}
```

compiler

assembler

Assembly Code

```
MOVS r1, #0x00 ; int a = 0

MOVS r2, #0x01 ; int b = 1

ADDS r3, r1, r2 ; c = a + b

MOVS r0, 0x00 ; set return value

BX lr ; return
```

Machine Code


```
In Binary
```

```
2100
2201
188B
2000
4770
```

```
;MOVS r1,#0x00
;MOVS r2,#0x01
;ADDS r3,r1,r2
;MOVS r0,#0x00
;BX lr
```


In Hex

Processor Registers




Program Execution

Program Counter (PC) is a register that holds the memory address of the next instruction to be fetched from the memory.




Three-state pipeline: Fetch, Decode, Execution


Pipelining allows hardware resources to be fully utilized.



Machine codes are stored in memory




Fetch Instruction: pc = 0x08001ACDecode Instruction: 2100 = MOVS r1, #0x00




Execute Instruction:


MOVS r1, #0x00




Fetch Next Instruction: pc = pc + 2 Decode & Execute: 2201 = MOVS r2, #0x01




Fetch Next Instruction: pc = pc + 2 Decode & Execute: 188B = ADDS r3, r1, r2



Fetch Next Instruction: pc = pc + 2 Decode & Execute: 2000 = MOVS r0, #0x00



Fetch Next Instruction: pc = pc + 2 Decode & Decode: 4770 = BX lr



```
int a[10] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10};
int total;

int main(void){
    int i;
    total = 0;
    for (i = 0; i < 10; i++) {
        total += a[i];
    }
    while(1);
}</pre>
```

Instruction Memory (Flash)

```
int main(void){
   int i;
   total = 0;
   for (i = 0; i < 10; i++) {
      total += a[i];
   }
   while(1);
}</pre>
```

Starting memory address

0x0800000

Data Memory (RAM)

```
int a[10] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10};
int total;
```

I/O Devices



CPU

Starting memory address 0x20000000

Instruction Memory (Flash)

```
int main(void){
   int i;
   total = 0;
   for (i = 0; i < 10; i++) {
      total += a[i];
   }
   while(I);
}</pre>
```

Starting memory address 0x08000000

```
0010 0001 0000 0000
0100 1010 0000 1000
0110 0000 0001 0001
0010 0000 0000 0000
1110 0000 0000 1000
0100 1001 0000 0111
1111 1000 0101 0001
0001 0000 0010 0000
0100 1010 0000 0100
0110 1000 0001 0010
0100 0100 0001 0001
0100 1010 0000 0011
0110 0000 0001 0001
0001 1100 0100 0000
0010 1000 0000 1010
1101 1011 1111 0100
1011 1111 0000 0000
1110011111111110
```

```
MOVS rl,#0x00
     LDR
           r2, = total addr
     STR
            r1, [r2, #0x00]
     MOVS r0,#0x00
           Check
     B
Loop: LDR
          rl,=a addr
          rl, [rl, r0, LSL #2]
     LDR
     LDR
           r2, = total addr
     LDR
            r2, [r2, #0x00]
     ADD
            rl, rl, r2
     LDR
           r2, = total addr
     STR
            rl, [r2,#0x00]
     ADDS r0, r0, #1
Check: CMP r0, #0x0A
    BLT
            Loop
    NOP
Self: B
            Self
```


Data Memory (RAM)

int a[10] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10}; int total;


Assume the starting memory address of the data memory is 0x20000000

/ 0x20000000	0x0001	$a[0] = 0 \times 000000001$
/ 0x20000002	0x0000	
0x20000004	0x0002	$a[I] = 0 \times 000000002$
0x20000006	0x0000	
0x20000008	0x0003	a[2] = 0x00000003
0x2000000A	0x0000	
0x2000000C	0x0004	$a[3] = 0 \times 000000004$
0x2000000E	0x0000	
0x20000010	0x0005	$a[4] = 0 \times 000000005$
0x20000012	0x0000	
0x20000014	0x0006	$a[5] = 0 \times 000000006$
0x20000016	0x0000	
0x20000018	0x0007	$a[6] = 0 \times 000000007$
0x2000001A	0x0000	
0x2000001C	0x0008	a[7] = 0x00000008
0x2000001E	0x0000	
0x20000020	0x0009	$a[8] = 0 \times 000000009$
0x20000022	0x0000	
0x20000024	0x000A	$a[9] = 0 \times 00000000A$
0x20000026	0x0000	
0x20000028	0x0000	total= 0x00000000
0x2000002A	0x0000	
Memory	N4	
address	Memory	
in bytes	content	
5765		


Loading Code and Data into Memory




Loading Code and Data into Memory



Loading Code and Data into Memory



View of a Binary Program



STM32L15x Block Diagram

STM32 L1 platform

- Up to 32 MHz Fcpu speed
- 1.65 to 3.6 V
- Single supply
- Voltage scaling
- ADC and DAC down to 1.8 V
- 48 to 144 pins (BGA 5x5, QFN 7x7 available)
- 8x40 LCD, USB2.0 FS
- Touch Sense (RC, Multi Touch, Capacitive)

New 384 Kbytes STM32 LI

- Up to 144 pins
- 384KB Flash (dual bank)
- 12KB E²PROM
- 48KB SRAM
- Additional USART SPI, I²C
- 1x32bit Timer
- FSMC
- SDIO
- New RTC
- Up to 3 Op-Amps

Power supply Internal regulator POR/PDR/PVD/BOR Xtal oscillators 32 kHz + 1 ~24 MHz Internal RC oscillators

37 kHz + 16 MHz Internal multispeed ULP RC oscillator 64 kHz to 4 MHz

PLL

Clock control

RTC/AWU

2x watchdogs (independent and window)

37/51/83/109/115 I/Os

Cyclic redundancy check (CRC)

Voltage scaling 3 modes

Control

6 to 8x 16-bit timer

1x 32-bit timer

Note: * STM32L16x only

ARM Cortex-M3 CPU 32 MHz

Nested vector interrupt controller (NVIC)

JTAG/SW debug

Embedded Trace Macrocell (ETM)

Memory protection unit (MPU)

AHB bus matrix

Up to 12-channel DMA

Touch sensing

Analog I/O groups Up to 39 touchkeys

Display

LCD driver (8x40 / 4x44)

Encryption

AES (128 bits)*

32- to 384-Kbyte Flash memory, dual bank, RWW

10- to 48-Kbyte SRAM
Up to 128-byte backup data

4- to 12-Kbyte EEPROM Boot ROM

Connectivity

FSMC USB 2.0 FS

3 to 5x USART

2 to 3x SPI

2x |2C

SDIO

Analog


2x 12-bit DAC 12-bit ADC

Up to 40 channels

2x comparators

3x op-amps

Temperature sensor



0x00000000

128MB