

Chapter 12

Interrupt

Dr. Yifeng Zhu
Electrical and Computer Engineering
University of Maine

Spring 2015

Interrupts

▶ Motivations

- ▶ Inform a program of some external events timely
 - ▶ Polling vs Interrupt
- ▶ Implement multi-tasking with priority support

Merriam-Webster:

“to break the uniformity or continuity of”

Polling vs Interrupt



www.Vecto.rs · 22705

Polling:

You **pick up the phone every three seconds** to check whether you are getting a call.

Interrupt:


Do whatever you should do and pick up the phone when it rings.

Interrupt Service Routine (ISR) Vector Table


- ▶ Start address for the exception handler for each exception type is fixed and pre-defined
- ▶ Processor loads PC with this fixed, pre-defined address
- ▶ Exception Vector Table starts at memory address 0
- ▶ Program Counter **pc** = **0x00000004** initially

Address	Priority	Type of priority	Acronym	Description
0x0000_0000	-	-	-	Stack Pointer
0x0000_0004	-3	fixed	Reset	Reset Vector
0x0000_0008	-2	fixed	NMI_Handler	Non maskable interrupt. The RCC Clock Security System (CSS) is linked to the NMI vector.
0x0000_000C	-1	fixed	HardFault_Handler	All class of fault
0x0000_0010	0	settable	MemManage_Handler	Memory management
0x0000_0014	1	settable	BusFault_Handler	Pre-fetch fault, memory access fault
0x0000_0018	2	settable	UsageFault_Handler	Undefined instruction or illegal state
0x0000_001C-0x0000_002B	-	-	-	Reserved
0x0000_002C	3	settable	SVC_Handler	System service call via SWI instruction
0x0000_0030	4	settable	DebugMon_Handler	Debug Monitor
0x0000_0034	-	-	-	Reserved
0x0000_0038	5	settable	PendSV_Handler	Pendable request for system service
0x0000_003C	6	settable	SysTick_Handler	System tick timer
...				

ISR Vector Table




Stacking & Unstacking




- ▶ Two SPs: Main SP (MSP) and Process SP (PSP)
- ▶ Determined by operating mode, and CONTROL[0]
 - ▶ Thread mode → SP = PSP
 - ▶ Handler mode → SP = MSP if CONTROL[0] = 0; Otherwise SP = PSP


Interrupt



Stacking & Unstacking



Registers



MSP: Main Stack Pointer

PSP: Process Stack Pointer

Processor Mode: Handler Mode *vs* Thread Mode

- ▶ Handler mode and Thread mode
 - ▶ Handler mode always use **MSP** (Main Stack Pointer)
 - ▶ Thread Mode uses either **PSP** (Process Stack Pointer) or **MSP**
 - ▶ $\text{Control}[1] = 0 \rightarrow \text{SP} = \text{MSP}$ (default)
 - ▶ $\text{Control}[1] = 1 \rightarrow \text{SP} = \text{PSP}$
- ▶ When the processor is reset, the default is the thread mode.
- ▶ The processor enters the handler mode when an exception occurs.

Register values in a interrupt service routine

LR = 0xFFFFFFFF9

SP = MSP

ISR always in
handler mode.

The screenshot shows a debugger interface with the following components:

- Registers Window:** Displays the state of various registers. The 'Core' section shows R0-R12 with values 0x080001A3, 0x200005F8, 0x00000000, 0x20000600, 0x080001A3, 0x200005F8, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000. R13 (SP) is 0x200005C8, R14 (LR) is 0xFFFFFFFF9, and R15 (PC) is 0x0800017C. The 'Banked' section shows xPSR as 0x2100000B, MSP as 0x200005C8, and PSP as 0x00000000. The 'System' section shows BASEPRI as 0x00, PRIMASK as 0, FAULTMASK as 0, and CONTROL as 0x00. The 'Internal' section shows Mode as Handler, Privilege as Privileged, Stack as MSP, States as 2740, and Sec as 0.00034250.
- Disassembly Window:** Shows the assembly code for the SVC_Handler procedure. The current instruction at address 0x0800017C is CPSID I. The code includes POP, EXPORT, PUSH, LDR, TST, ITE, MRSEQ, MRSNE, LDR, MOV, BLX, POP, CPSIE, BX, and ENDP instructions.
- Logic Analyzer Window:** Shows the stm32l1xx_constants.s and startup_stm32l1xx_md.s files. The assembly code for SVC_Handler is displayed, showing the same instructions as the Disassembly window.

Which stack to use when exiting an interrupt?


Link Register (LR) now has two usages:

- ▶ LR = address of the instruction immediately after BL
- ▶ LR indicates whether MSP or PSP is used to restore register when exiting an interrupt
 - ▶ LR value generated by processor
 - ▶ The processor set LR to **0xFFFFFFFF** on reset.
 - ▶ If return to handler mode, the MSP stack is always used

Link Register (LR)	Return Mode	Return Stack
0xFFFFFFE1	Handler	SP = MSP
0xFFFFFFFF9	Thread	SP = MSP
0xFFFFFFF9D	Thread	SP = PSP

Stacking & Unstacking


Control[1] = 0 \Rightarrow User program uses MSP.



Stacking & Unstacking

Control[1] = 1 \Rightarrow User program uses PSP.

**If the interrupt handler calls
push or pop, the MSP is used.**



Which is being used?

When exiting an interrupt:

- ▶ If **LR = 0xFFFFFFFF9**, then **SP = MSP**
- ▶ If **LR = 0xFFFFFDD**, then **SP = PSP**

9 = 1001

D = 1101

TST	r7, #0x04
MRSEQ	r4, msp
MRSNE	r4, psp


Interrupt: Stacking & Unstacking

```
__main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r3, #1
ADD r4, #1
BX lr
ENDP
```

addr = 0x08000044

addr = 0x0800001C



Interrupt:

Suppose SysTick interrupt occurs when PC = 0x08000044

```
__main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r3, #1
ADD r4, #1
BX lr
ENDP
```

addr = 0x08000044

addr = 0x0800001C

R0	0
R1	1
R2	2
R3	3
R4	4
R12	12
R13(SP)	MSP
R14(LR)	0x08001000
R15(PC)	0x08000044

xPSR	0x21000000
MSP	0x20000200
PSP	0x00000000

xxxxxxxx	0x20000200
	0x200001FC
	0x200001F8
	0x200001F4
	0x200001F0
	0x200001EC
	0x200001E8
	0x200001E4
	0x200001E0
	0x200001DC
	0x200001D8
	0x200001D4
	0x200001D0
	0x200001CF

Memory

Interrupt: Stacking & Unstacking

STACKING

```
__main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r3, #1
ADD r4, #1
BX lr
ENDP
```

addr = 0x08000044

addr = 0x0800001C

R0	0		xxxxxxx	0x20000200
R1	1	xPSR	0x21000000	0x200001FC
R2	2	PC	0x08000044	0x200001F8
R3	3	LR	0x08001000	0x200001F4
R4	4	R12	12	0x200001F0
R12	12	R3	3	0x200001EC
R13(SP)	MSP	R2	2	0x200001E8
R14(LR)	0xFFFFFFFF9	R1	1	0x200001E4
R15(PC)	0x0800001C	R0	0	0x200001E0
				0x200001DC
				0x200001D8
				0x200001D4
				0x200001D0
				0x200001CF

xPSR	0x21000000
MSP	0x200001E0
PSP	0x00000000

Memory



Interrupt: Stacking & Unstacking

STACKING

```
__main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r3, #1
ADD r4, #1
BX lr
ENDP
```

addr = 0x08000044

addr = 0x0800001C

LR = 0xFFFFFFFF9 to indicate MSP is used.

R0	0	xxxxxxx	0x20000200
R1	1	xPSR 0x21000000	0x200001FC
R2	2	PC 0x08000044	0x200001F8
R3	3	LR 0x08001000	0x200001F4
R4	4	R12 12	0x200001F0
R12	12	R3 3	0x200001EC
R13(SP)	MSP	R2 2	0x200001E8
R14(LR)	0xFFFFFFFF9	R1 1	0x200001E4
R15(PC)	0x0800001C	R0 0	0x200001E0
			0x200001DC
xPSR	0x21000000		0x200001D8
MSP	0x200001E0		0x200001D4
PSP	0x00000000		0x200001D0
			0x200001CF

Memory



Interrupt: Stacking & Unstacking

```
__main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r3, #1
ADD r4, #1
BX lr
ENDP
```

addr = 0x08000044

addr = 0x0800001C

R0	0	xPSR	xxxxxxxx	0x20000200
R1	1		0x21000000	0x200001FC
R2	2	PC	0x08000044	0x200001F8
R3	4	LR	0x08001000	0x200001F4
R4	4	R12	12	0x200001F0
R12	12	R3	3	0x200001EC
R13(SP)	MSP	R2	2	0x200001E8
R14(LR)	0xFFFFFFFF9	R1	1	0x200001E4
R15(PC)	0x0800001C	R0	0	0x200001E0
				0x200001DC
xPSR	0x21000000			0x200001D8
MSP	0x200001E0			0x200001D4
PSP	0x00000000			0x200001D0
				0x200001CF

Memory

Interrupt: Stacking & Unstacking

```
__main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r3, #1
ADD r4, #1
BX lr
ENDP
```

addr = 0x08000044

addr = 0x0800001C

R0	0	xPSR	xxxxxxxx	0x20000200
R1	1		0x21000000	0x200001FC
R2	2	PC	0x08000044	0x200001F8
R3	4	LR	0x08001000	0x200001F4
R4	5	R12	12	0x200001F0
R12	12	R3	3	0x200001EC
R13(SP)	MSP	R2	2	0x200001E8
R14(LR)	0xFFFFFFFF9	R1	1	0x200001E4
R15(PC)	0x08000020	R0	0	0x200001E0
				0x200001DC
xPSR	0x21000000			0x200001D8
MSP	0x200001E0			0x200001D4
PSP	0x00000000			0x200001D0
				0x200001CF

Memory

Interrupt: Stacking & Unstacking

```

__main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r3, #1
ADD r4, #1
BX lr
ENDP
    
```

addr = 0x08000044

addr = 0x0800001C

LR = 0xFFFFFFFF9 to indicate MSP is used.

R0	0	xPSR	xxxxxxx	0x20000200
R1	1		0x21000000	0x200001FC
R2	2	PC	0x08000044	0x200001F8
R3	4	LR	0x08001000	0x200001F4
R4	5	R12	12	0x200001F0
R12	12	R3	3	0x200001EC
R13(SP)	MSP	R2	2	0x200001E8
R14(LR)	0xFFFFFFFF9	R1	1	0x200001E4
R15(PC)	0x08000024	R0	0	0x200001E0
				0x200001DC
xPSR	0x21000000			0x200001D8
MSP	0x200001E0			0x200001D4
PSP	0x00000000			0x200001D0
				0x200001CF

Memory

Interrupt: Stacking & Unstacking **UNSTACKING**

```

__main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r3, #1
ADD r4, #1
BX lr
ENDP
    
```

addr = 0x08000044

addr = 0x0800001C

LR = 0xFFFFFFFF9 to indicate MSP is used.

R0	0
R1	1
R2	2
R3	4
R4	5
R12	12
R13(SP)	MSP
R14(LR)	0xFFFFFFFF9
R15(PC)	0x08000024
xPSR	0x21000000
MSP	0x200001E0
PSP	0x00000000

xxxxxxx	0x20000200
xPSR	0x21000000
PC	0x08000044
LR	0x08001000
R12	12
R3	3
R2	2
R1	1
R0	0
	0x200001DC
	0x200001D8
	0x200001D4
	0x200001D0
	0x200001CF

Memory

Interrupt: Stacking & Unstacking

```
__main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r3, #1
ADD r4, #1
BX lr
ENDP
```

addr = 0x08000044

addr = 0x0800001C

Note the new value of R3 is lost!!!

R0	0
R1	1
R2	2
R3	3
R4	5
R12	12
R13(SP)	MSP
R14(LR)	0x08001000
R15(PC)	0x08000044
xPSR	0x21000000
MSP	0x20000200
PSP	0x00000000

xxxxxxxx	0x20000200
	0x200001FC
	0x200001F8
	0x200001F4
	0x200001F0
	0x200001EC
	0x200001E8
	0x200001E4
	0x200001E0
	0x200001DC
	0x200001D8
	0x200001D4
	0x200001D0
	0x200001CF

Memory

Interrupt: Stacking & Unstacking


```
__main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r3, #1
ADD r4, #1
BX lr
ENDP
```

addr = 0x08000044

addr = 0x0800001C

The Main program resumes!!!



Interrupt: Stacking & Unstacking

```
__main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r4, #1
BL sine
BX lr
ENDP
```

addr = 0x08000044

addr = 0x0800001C

R0	0
R1	1
R2	2
R3	3
R4	4
R12	12
R13(SP)	0x08001000
R14(LR)	MSP
R15(PC)	0x08000044

xPSR	0x21000000
MSP	0x20000200
PSP	0x00000000

xxxxxxxx	0x20000200
	0x200001FC
	0x200001F8
	0x200001F4
	0x200001F0
	0x200001EC
	0x200001E8
	0x200001E4
	0x200001E0
	0x200001DC
	0x200001D8
	0x200001D4
	0x200001D0
	0x200001CF

Memory



Interrupt: Stacking & Unstacking

STACKING

```
__main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r4, #1
BL sine
BX lr
ENDP
```

addr = 0x08000044

addr = 0x0800001C

LR = 0xFFFFFFF9 to indicate MSP is used.

R0	0	xxxxxxx	0x20000200
R1	1	xPSR 0x21000000	0x200001FC
R2	2	PC 0x00000002	0x200001F8
R3	3	SP 0x20000200	0x200001F4
R4	4	LR 0x08001000	0x200001F0
R12	12	R3 3	0x200001EC
R13(SP)	0xFFFFFFF9	R2 2	0x200001E8
R14(LR)	MSP	R1 1	0x200001E4
R15(PC)	0x0800001C	R0 0	0x200001E0
			0x200001DC
xPSR	0x21000000		0x200001D8
			0x200001D4
MSP	0x200001E0		0x200001D0
			0x200001CF
PSP	0x00000000		

Memory




Interrupt: Stacking & Unstacking

STACKING

```
__main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r4, #1
BL sine
BX lr
ENDP
```

BL sine
Updates LR register



Interrupt: Stacking & Unstacking

STACKING

```
__main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r4, #1
BL sine
BX lr
ENDP
```

addr = 0x08000044

addr = 0x0800001C

BL sine
Updates LR register

R0	0	xxxxxxx	0x20000200
R1	1	xPSR 0x21000000	0x200001FC
R2	2	PC 0x00000002	0x200001F8
R3	3	SP 0x20000200	0x200001F4
R4	4	LR 0x08001000	0x200001F0
R12	12	R3 3	0x200001EC
R13(SP)	0x080000F4	R2 2	0x200001E8
R14(LR)	MSP	R1 1	0x200001E4
R15(PC)	0x080000F0	R0 0	0x200001E0
			0x200001DC
			0x200001D8
			0x200001D4
			0x200001D0
			0x200001CF

xPSR	0x21000000
MSP	0x200001E0
PSP	0x00000000

Memory

Interrupt: Stacking & Unstacking

**UNSTACKING
won't occurs!**

```
__main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r4, #1
BL sine
BX lr
ENDP
```

addr = 0x08000044

addr = 0x0800001C

**BL sine
Updates LR register**

R0	0	xxxxxxx	0x20000200
R1	1	xPSR 0x21000000	0x200001FC
R2	2	PC 0x00000002	0x200001F8
R3	3	SP 0x20000200	0x200001F4
R4	4	LR 0x08001000	0x200001F0
R12	12	R3 3	0x200001EC
R13(SP)	0x080000F4	R2 2	0x200001E8
R14(LR)	MSP	R1 1	0x200001E4
R15(PC)	0x080000F0	R0 0	0x200001E0
			0x200001DC
			0x200001D8
			0x200001D4
			0x200001D0
			0x200001CF

xPSR	0x21000000
MSP	0x200001E0
PSP	0x00000000

Memory

Interrupt: Stacking & Unstacking

```
__main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
PUSH {lr}
ADD r4, #1
BL sine
POP {lr}
BX lr
ENDP
```

addr = 0x08000044

addr = 0x0800001C

R0	0
R1	1
R2	2
R3	3
R4	4
R12	12
R13(SP)	0x080000F4
R14(LR)	MSP
R15(PC)	0x080000F0

xPSR	0x21000000
MSP	0x200001E0
PSP	0x00000000

xPSR	0x21000000	0x200001FC
PC	0x00000002	0x200001F8
SP	0x20000200	0x200001F4
LR	0x08001000	0x200001F0
R3	3	0x200001EC
R2	2	0x200001E8
R1	1	0x200001E4
R0	0	0x200001E0
		0x200001DC
		0x200001D8
		0x200001D4
		0x200001D0
		0x200001CF

Memory

Fix the bug! Method 1

Interrupt: Stacking & Unstacking

```
_main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
PUSH {lr}
ADD r4, #1
BL sine
POP {PC}
ENDP
```

addr = 0x08000044

addr = 0x0800001C

R0	0	xxxxxxx	0x20000200
R1	1	xPSR 0x21000000	0x200001FC
R2	2	PC 0x00000002	0x200001F8
R3	3	SP 0x20000200	0x200001F4
R4	4	LR 0x08001000	0x200001F0
R12	12	R3 3	0x200001EC
R13(SP)	0x080000F4	R2 2	0x200001E8
R14(LR)	MSP	R1 1	0x200001E4
R15(PC)	0x080000F0	R0 0	0x200001E0
			0x200001DC
			0x200001D8
			0x200001D4
			0x200001D0
			0x200001CF

xPSR	0x21000000
MSP	0x200001E0
PSP	0x00000000

Memory



32

Fix the bug! Method 2

Interrupt: Stacking & Unstacking

```
__main PROC
...
MOV r3, #0
...
ENDP

SysTick_Handler PROC
EXPORT SysTick_Handler
ADD r4, #1
BL sine
LDR lr, =0xFFFFFFFF9
BX lr
ENDP
```

addr = 0x08000044

addr = 0x0800001C

R0	0	xxxxxxx	0x20000200
R1	1	xPSR 0x21000000	0x200001FC
R2	2	PC 0x00000002	0x200001F8
R3	3	SP 0x20000200	0x200001F4
R4	4	LR 0x08001000	0x200001F0
R12	12	R3 3	0x200001EC
R13(SP)	0x080000F4	R2 2	0x200001E8
R14(LR)	MSP	R1 1	0x200001E4
R15(PC)	0x080000F0	R0 0	0x200001E0
			0x200001DC
			0x200001D8
			0x200001D4
			0x200001D0
			0x200001CF


xPSR	0x21000000
MSP	0x200001E0
PSP	0x00000000

Memory



Interrupt Priority Levels

- ▶ Priority determines the order to be serviced
- ▶ A lower value → a higher priority or a higher urgency.
- ▶ Each interrupt has an **Interrupt Priority Register (IP)**
- ▶ Each IP consists of two fields, including **preempt priority number** and **sub-priority number**.
 - ▶ The preempt priority number defines the priority for preemption.
 - ▶ The sub-priority number determines the order when multiple interrupts are pending with the same preempt priority number.




Interrupt Priority Levels

- ▶ STM32L microcontroller only supports 16 interrupt levels, ranging from 0 to 15. While Cortex-M3 uses eight bits to store the priority number, STM32L only uses four bits.


`NVIC->IP[IRQn] = (priority << 4) & 0xff;`

- ▶ For STM32L processors, by default, two bits are used for the preempt priority number, and two bits are used for the sub-priority number.




**Priority level 0 is the highest priority level,
and priority level 15 is the lowest.**

Priority of System Interrupts



// Set the priority of a system interrupt IRQn
`SCB->SHP[(IRQn) & 0xF] - 4] = (priority << 4) & 0xFF;`

Priority of Peripheral Interrupts



```
// Set the priority for EXTI 0 (Interrupt number 6)
NVIC->IP[6] = 0xF0;
```

Exception-masking registers (PRIMASK, FAULTMASK and BASEPRI)

- ▶ **PRIMASK**: Used to disable all exceptions except Non-maskable interrupt (NMI) and hard fault.

- ▶ Write 1 to PRIMASK to disable all interrupts except NMI

```
MOV R0, #1  
MSR PRIMASK, R0
```

- ▶ Write 0 to PRIMASK to enable all interrupts

```
MOV R0, #0  
MSR PRIMASK, R0
```

- ▶ **FAULTMASK**: Like PRIMASK but change the current priority level to -1, so that even hard fault handler is blocked

- ▶ **BASEPRI**: Disable interrupts only with priority lower than a certain level

- ▶ Example, disable all exceptions with priority level higher than 0x60

```
MOV R0, #0x60  
MSR BASEPRI, R0
```


Interrupt Disable

Interrupt Clear Enable Register 0 (ICER0)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Clear Enable Bit	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Interrupt Number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I2C1_EV	TIM4	TIM3	TIM2	TIM11	TIM10	TIM9	LCD	EXTI9_5	COMP	DAC	USB_LP	USB_HP	ADC1	DMA1_CH7	DMA1_CH6	DMA1_CH5	DMA1_CH4	DMA1_CH3	DMA1_CH2	DMA1_CH1	EXTI4	EXTI3	EXTI2	EXTI1	EXTI0	RCC	FLASH	RTC_WKUP	TAMPER_STAMP	PVD	WWDG

Interrupt Clear Enable Register 1 (ICER1) *Address of ICER1 = Address of ICER0 + 4*

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Clear Enable Bit	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Interrupt Number																				44	43	42	41	40	39	38	37	36	35	34	33	32
																				TIM7	TIM6	USB_FS_WKUP	RTC_Alarm	EXTI15_10	USART3	USART2	USART1	SPI2	SPI1	I2C2_ER	I2C2_EV	I2C1_ER

NVIC->ICER[1] = 1 << 12; // Disable Timer 7 interrupt

