ECE 271 Microcomputer Architecture and Applications The following is copied from "STM32L15xxx reference manual (RM0038)."

RCC Register Map

Offset	Register	31	30	29	28	27	26	25		22 2			19	18	17	16	15	14	13	12	11	10	6	œ	7	9	2	4	3	7	_	0
0x00	RCC_CR Reset value	Reserved	O RTCPRE1	RTCPREC	CSSON		Reserved	PLL RDY	_		<u> </u>	erve		HSEBYP	O HSERDY	O HSEON		ISIR	R	lese		Ļ	1 MSIRDY	NOISW 1			R	esei	rved	d	O HSIRDY	O HSION
0x04	RCC_ICSCR		_	_		SITR							SIC	_	_		(3E[2	2:0]				M[4							AL[7		
	Reset value	0 pc	0	0	0	_	0	0	0 x	x x	Х	Х	Х	Х	x pe	X S	1	_	1	1	0	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х
0x08	RCC_CFGR Reset value	Reserved	M([2	PRE :0]	Reserved	0	[2:0]	L [DIV [1:0]			UL[3:0]	Reserved	o PLLSRC		Reserved	P 0	PRI [2:0		P 0	PRE [2:0		0	HPR	E[3	:0]		VS :0]	S [1	W :0]
						<u> </u>							_		УС		ved	SE	ΥE								УF					_
0x0C	RCC_CIR			ı	Res	erve	d		CSSC	rs	MSIRDYC	, PLLRDYC	, HSERDYC	, HSIRDYC	, LSERDYC	LSIRDYC	Reserved	LSECSSIE	, MSIRDYIE	, PLLRDYIE	, HSERDYIE	, HSIRDYIE	, LSERDYIE	, LSIRDYIE	, CSSF	Reserved	, MSIRDYF		, HSERDYF	, HSIRDYF		LSIRDYF
	Reset value	р	Ι'n		ъ	F	р	 	_	0 0	0	0	0	0	0	0	ЭT	0	0 P	T.	0	0	0	0	ST	ST	STO	STO	STO	STO	STO	STO
0x10	RCC_AHBRSTR	Reserved	o FSMCRST		Reserved	AESRST	Reserved	O DMA2RST	0		I	Rese	erve	d			o FLITFRST		Reserved	CRCRST		Res	serv	ed	GPIOGRS	o GPIOFRST	GPIOHRS1	GPIOERST	GPIODRST	GPIOCRST	GPIOBRST	GPIOARST
	Reset value			<u> </u>				[0]	υ <u>լ</u>								U	LS	ъ		TS	ъ	T.		U	U	U					
0x14	RCC_APB2RSTR							R	lese	rved								USART1RS	Reserved	SPI1RST	SDIORST	Reserved	ADC1RST		Res	serv	ed	TM11RST	TM10RST	TIM9RST	Reserved	SYSCFGRST
	Reset value		1	1	1	1			Τ.	٦.	Τ.	<u></u>	<u> </u>	F.	Ε.			0		0	0		0				_	0	0	0	_	0
0x18	RCC_APB1RSTR	0	Reserved	DACRST	PWRRST		Res	served				UART5RST	UART4RST	USART3RS	USART2RS.	Reserved	SPI3RST	SPI2RST		Reserved	WWDRST	Reserved	LCDRST		70000	חפאפו אפר	TIM7RST	TIM6RST	TIM5RST	TIM4RST		TIM2RST
	Reset value	0	7	0	-	_	_	 		0 0	0	0	0	0	0		0	0	<u></u>	-	0		0		z	Z	0 Z	0 Z	0 Z	0 Z	0 Z	0 Z
0x1C	RCC_AHBENR	Reserved	FSMCEN		Reserved	AESEN	Reserved	DMA2EN			1	Rese	erve	d			FLITFEN		Reserved	CRCEN		Res	serv	ed	GPIOPGEN	, GPIOPFEN	, GPIOPHEN	, GPIOPEEN	GPIOPDEN	, GPIOPCEN	, GPIOPBEN	, GPIOPAEN
	Reset value		0	<u> </u>		0		0	0								1	Z	ъ	0 Z	z	ъ	z		0	0	0	0 Z	0 Z	0 Z	д 0	0 N
0x20	RCC_APB2ENR							R	lese	rved								USART1EN	Reserved	SPI1EN	SDIOEN	Reserved	ADC1EN		Res	serv	ed		TIM10EN	TIM9EN	Reserved	SYSCFGEN
	Reset value	z	73	7	7	1			T-	, ,	7	Z	Z	Z	Z	75	7	0		0	0 Z	75	0				7	0	0	0	7	0
0x24	RCC_APB1ENR	_	Reserved	DACEN			Res	served		202	120	USART5EN	USART4EN	USART3EN	USART2EN	Reserved	SPI3EN	SPIZEN		Reserved	WWDGEN	Reserved	CCDEN	Re	ser	ved			TIM5EN			TIM2EN
	Reset value	0	7	0		7				0 0	0	0	0	0	0	z	0	0		7	0		0		z	z	0 Z	0 Z	0 Z	0 Z	0 Z	0 Z
0x28	RCC_AHBLP ENR	Reserved	FSMCLPEN		Reserved	AESLPEN	Reserved	DMA2LPEN				Re	eser	ved		SRAMLPEN	FLITFLPEN		Reserved	CRCLPEN		Res	serv	ed	GPIOGLPEN	GPIOFLPEN	GPIOHLPEN	_	GPIODLPEN	, GPIOCLPEN	GPIOBLPEN	GPIOALPEN
	Reset value		<u> </u>	<u> </u>		1			1							1	1	Z	_	Z	z	_	z		1	1	1	1 Z	Z.	1 Z	ا ح	1 N H
0x2C	RCC_APB2LP ENR							R	lese	rved								→ USART1LPEN	Reserved	2 SPI1LPEN	□ SDIOLPEN	Reserved	→ ADC1LPEN		Res	serv	ed	TIM11LPEN	TIM10LPEN	TIM9LPEN	Reserved	SYSCFGLPEN
	1 tooot value																	_ '		_ '									٠,			

ECE 27	1 Microcompu	ıter	· A	rch	ite	ctu	re a	anc	l A	\pr	olic	ati	on	<u>s</u>]	Un	ive	rsi	ity	of I	Ma	ine
0x30	RCC_APB1LP ENR	COMPLPEN	Reserved	DACLPEN	PWRLPEN	ı	Rese	erve	ed	USBLPEN	ISC2LPEN	I2C1LPEN	USART5LPEN	USART4LPEN	USART3LPEN	USART2LPEN	Reserved	SPI3LPEN	SPI2LPEN	Downson	nea leeavi	WWDGLPEN	Reserved	LCDLPEN	Reserv	ved.	TIM7LPEN	TIM6LPEN	TIM5LPEN	TIM4LPEN	TIM3LPEN	TIM2LPEN
	Reset value	1		1	1					1	1	1	1	1	1	1		1	1			1		1			1	1	1	1	1	1
0x034	RCC_CSR	LPWRSTF	WWDGRSTF	IWDGRSTF	SFTRSTF	PORRSTF	PINRSTF	OBLRSTF	RMVF	RTCRST	RTCEN			Reserved		R ⁷ SI [1		Re	eser	ved	SECS	LSECSSON	LSEBYP	LSERDY	LSEON		R	ese	rvec	t	LSIRDY	NOIST
	Reset value	0	0	0	0	1	1	0	0	0	0					0	0				0	0	0	0							0	0

						GPIC	Reg	giste	r Ma	p							
Offset	Register	31	29	27	25 24	23	20,	19	17	15 4	13	11	တ ထ	7	3 4	8 2	1
0x00	GPIOA_MODER	MODER15[1:0]	MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0	MODER10[1:0]	MODER9[1:0]	MODER8[1:0].	MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0].	MODER3[1:0].	MODER2[1:0].	MODER1[1:0].	MODER0[1:0].
	Reset value	1 0	1 0	1 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
0x00	GPIOB_MODER	MODER15[1:0]	MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]	MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	MODER0[1:0]
	Reset value	0 0			0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	1 0		0 0		0 0
0x00	GPIOx_MODER (where x = CF)	MODER15[1:0]	MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]	MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	MODER0[1:0]
	Reset value	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
0x04	GPIOx_OTYPER (where x = AE and H)				Rese	erved				OT15 OT14	OT13	OT11 OT10	OT9 OT8	OT7 OT6	OT5 OT4	OT3 OT2	OT1 OT0
	Reset value									0 0	0 0	0 0	0 0		0 0		0 0
0x08	GPIOx_OSPEED ER (where x = AE and H except B)	OSPEEDR15[1:0]	OSPEEDR14[1:0]	OSPEEDR13[1:0]	OSPEEDR12[1:0]	OSPEEDR11[1:0]	OSPEEDR10[1:0]	OSPEEDR9[1:0]	OSPEEDR8[1:0]	OSPEEDR7[1:0]	OSPEEDR6[1:0]	OSPEEDR5[1:0]	OSPEEDR4[1:0]	OSPEEDR3[1:0]	OSPEEDR2[1:0]	OSPEEDR1[1:0]	OSPEEDR0[1:0]
	Reset value	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
0x08	GPIOB_OSPEED ER	OSPEEDR15[1:0]	OSPEEDR14[1:0]	OSPEEDR13[1:0]	OSPEEDR12[1:0]	OSPEEDR11[1:0]	OSPEEDR10[1:0]	OSPEEDR9[1:0]	OSPEEDR8[1:0]	OSPEEDR7[1:0]	OSPEEDR6[1:0]	OSPEEDR5[1:0]	OSPEEDR4[1:0]	OSPEEDR3[1:0]	OSPEEDR2[1:0]	OSPEEDR1[1:0]	OSPEEDR0[1:0]
	Reset value	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	1 1	0 0	0 0	0 0
0x0C	GPIOA_PUPDR	PUPDR15[1:0]	PUPDR14[1:0]	PUPDR13[1:0]	PUPDR12[1:0]	PUPDR11[1:0]	PUPDR10[1:0]	PUPDR9[1:0]	PUPDR8[1:0]	PUPDR7[1:0]	PUPDR6[1:0]	PUPDR5[1:0]	PUPDR4[1:0]	PUPDR3[1:0]	PUPDR2[1:0]	PUPDR1[1:0]	PUPDR0[1:0]
	Reset value	0 1	1 0	_	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0		0 0		0 0
0x0C	GPIOB_PUPDR	PUPDR15[1:0]	PUPDR14[1:0]	PUPDR13[1:0]	PUPDR12[1:0]	PUPDR11[1:0]	PUPDR10[1:0]	PUPDR9[1:0]	PUPDR8[1:0]	PUPDR7[1:0]	PUPDR6[1:0]	PUPDR5[1:0]	PUPDR4[1:0]	PUPDR3[1:0]	PUPDR2[1:0]	PUPDR1[1:0]	PUPDR0[1:0]
	Reset value	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 1	0 0	0 0	0 0	0 0

ECE 27	1 Microcompu	ite	r A	rch	iite	ecti	ıre	an	d A	۱pp	lic	ati	on	<u>s_</u>													Un	ive	ersi	ty	of l	Mai	ine
0x0C	GPIOx_PUPDR (where x = CF)	PI IDDD 4 EF1.0	0.190707			PI IPDP13[1:0]	0.1	PI IPDR12[1-0]	. 0. 0. 1. 2.	PUPDR11[1:0]		PUPDR10[1:0]		PI IPDP9[1:0]	0:-1810	[0:19D8[1:0]	[o:-]evid 10-1	PI IPDR7[1-0]	0.01770	PUPDR6[1:0]		PUPDR5[1:0]		PI IPDR4[1-0]		PI IPDR3[1:0]	[] [] [] [] [] [] [] [] [] []	PI IPDR2[1-0]		PI IPDR1[1-0]		PUPDR0[1:0]	
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	GPIOx_IDR (where x = AE and H)							F	Rese	erve	d							IDR15	IDR14	IDR13	IDR12	IDR11	IDR10	IDR9	IDR8	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0
	Reset value																	х	Х	Х	Х	Х	Х	х	х	х	х	х	Х	Х	Х	х	Х
0x14	GPIOx_ODR (where x = AE and H)							F	Rese	erve	d							ODR15	ODR14	ODR13	ODR12	ODR11	ODR10	ODR9	ODR8	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
0x18	GPIOx_BSRR (where x = AE and H)	BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0	BS15	BS14	BS13	BS12	BS11	BS10	BS9	BS8	BS7	BS6	BS5	BS4	BS3	BS2	BS1	BS0
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1C	GPIOx_LCKR (where x = AE and H)							Re	serv	ved							LCKK	LCK15	LCK14	LCK13	LCK12	LCK11	LCK10	LCK9	LCK8	LCK7	LCK6	LCK5	LCK4	LCK3	LCK2	LCK1	LCK0
	Reset value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	GPIOx_AFRL (where x = AE and H)	A	٩FR	L7[3:0]	A	AFR	L6[3	3:0]	Д	FR	L5[3	3:0]	A	AFR	L4[3	3:0]	P	AFR	L3[3	3:0]	Α	١FR	L2[3	3:0]	F	۱FR	L1[3	3:0]	P	FRI	L0[3	3:0]
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GPIOx_AFRH (where x = AE	Al	FRH	115[3:0]	Al	FRH	114[3:0]	AF	RH	13[3	3:0]	Al	FRH	12[3:0]	AF	RH	11[3	3:0]	AF	RH	10[3:0]	Α	FR	H9[3	3:0]	Α	FRI	H8[3	3:0]
0x24	and H)		0	0							0	0				0				0			0	0			0	0		0			0

5.3.8 AHB peripheral clock enable register (RCC_AHBENR)

Address offset: 0x1C Reset value: 0x0000

8000

Access: no wait state, word, half-word and byte access

Note: When the peripheral clock is not active, the peripheral register values may not be

readable by software and the returned value is always 0x0.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	FSMC EN	Res	erved	AES EN	Res.	DMA2E N	DMA1EN				Res	erved			
	rw			rw		rw	rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FLITF EN	Rese	rved	CRCEN		Re	served		GPIOG EN	GPIOF EN	GPIOH EN	GPIOE EN	GPIOD EN	GPIOC EN	GPIOB EN	GPIOA EN
rw			rw					rw							

Bit 31 Reserved, must be kept at reset value.

Bit 30 FSMCEN: FSMC clock enable This bit is set and cleared by software. 0: FSMC clock disabled

University of Maine

ECE 271 Microcomputer Architecture and Applications

1: FSMC clock enabled

Note: This bit is available in high density devices only.

Bits 29:28 Reserved, must be kept at reset value.

Bit 27 AESEN: AES clock enable

This bit is set and cleared by software.

0: AES clock disabled 1: AES clock enabled

Note: This bit is available in STM32L16x devices only.

Bit 26 Reserved, must be kept at reset value. Bit 25 DMA2EN: DMA2 clock enable

This bit is set and cleared by software.

0: DMA2 clock disabled

1: DMA2 clock enabled

Note: This bit is available in high density devices only.

Bit 24 DMA1EN: DMA1 clock enable

This bit is set and cleared by software.

0: DMA1 clock disabled

1: DMA1 clock enabled

Bits 23:16 Reserved, must be kept at reset value.

Bit 15 FLITFEN: FLITF clock enable

This bit can be written only when the Flash memory is in power down mode.

0: FLITF clock disabled

1: FLITF clock enabled

Bits 14:13 Reserved, must be kept at reset value.

Bit 12 CRCEN: CRC clock enable

This bit is set and cleared by software.

0: CRC clock disabled

1: CRC clock enabled

Bits 11:6 Reserved, must be kept at reset value.

Bit 7 GPIOGEN: IO port G clock enable

This bit is set and cleared by software.

0: IO port G clock disabled

1: IO port G clock enabled

Note: This bit is available in high density devices only.

Bit 6 GPIOFEN: IO port F clock enable

This bit is set and cleared by software.

0: IO port F clock disabled

1: IO port F clock enabled

Note: This bit is available in high density devices only.

Bit 5 GPIOHEN: IO port H clock enable

This bit is set and cleared by software.

0: IO port H clock disabled

1: IO port H clock enabled

Bit 4 GPIOEEN: IO port E clock enable

This bit is set and cleared by software.

0: IO port E clock disabled

1: IO port E clock enabled

Bit 3 GPIODEN: IO port D clock enable

Set and cleared by software.

0: IO port D clock disabled

1: IO port D clock enabled

Bit 2 GPIOCEN: IO port C clock enable

This bit is set and cleared by software.

0: IO port C clock disabled

1: IO port C clock enabled

Bit 1 GPIOBEN: IO port B clock enable

This bit is set and cleared by software.

0: IO port B clock disabled

1: IO port B clock enabled

Bit 0 GPIOAEN: IO port A clock enable

This bit is set and cleared by software.

0: IO port A clock disabled

1: IO port A clock enabled

6.4.1 GPIO port mode register (GPIOx_MODER) (x = A..H)

Address offset: 0x00

Reset values:

- 0xA800 0000 for port A
- 0x0000 0280 for port B
- 0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODE	R15[1:0]	MODER	R14[1:0]	MODER	R13[1:0]	MODER	R12[1:0]	MODER	R11[1:0]	MODER	R10[1:0]	MODE	R9[1:0]	MODE	R8[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODE	R7[1:0]	MODE	R6[1:0]	MODE	R5[1:0]	MODE	R4[1:0]	MODE	R3[1:0]	MODE	R2[1:0]	MODE	R1[1:0]	MODE	R0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 2y:2y+1 **MODERy[1:0]:** Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O direction mode.

00: Input (reset state)

01: General purpose output mode

10: Alternate function mode

11: Analog mode

6.4.2 GPIO port output type register (GPIOx_OTYPER) (x = A..H)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								Reserved	l						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OT15	OT14	OT13	OT12	OT11	OT10	OT9	OT8	OT7	OT6	OT5	OT4	OT3	OT2	OT1	OT0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **OTy[1:0]:** Port x configuration bits (y = 0..15)

These bits are written by software to configure the output type of the I/O port.

0: Output push-pull (reset state)

1: Output open-drain

6.4.3 GPIO port output speed register (GPIOx_OSPEEDR) (x = A..H)

Address offset: 0x08

Reset values:

0x0000 00C0 for port B

0x0000 0000 for other ports

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	OSPEED	DR15[1:0]	OSPEED	DR14[1:0]	OSPEED	R13[1:0]	OSPEED	R12[1:0]	OSPEED)R11[1:0]	OSPEED	DR10[1:0]	OSPEE	DR9[1:0]	OSPEE	DR8[1:0]
Ī	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OSPEE	DR7[1:0]	OSPEE	DR6[1:0]	OSPEEI	DR5[1:0]	OSPEE	DR4[1:0]	OSPEE	DR3[1:0]	OSPEE	DR2[1:0]	OSPEE	DR1[1:0]	OSPEE	DR0[1:0]
Ī	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 2y:2y+1 **OSPEEDRy[1:0]:** Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O output speed.

00: 400 kHz Very low speed

01: 2 MHz Low speed

10: 10 MHz Medium speed

11: 40 MHz High speed on 50 pF (50 MHz output max speed on 30 pF)

6.4.4 GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A..H)

Address offset:

0x0C Reset values:

- 0x6400 0000 for port A
- 0x0000 0100 for port B
- 0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PUPDF	R15[1:0]	PUPDF	R14[1:0]	PUPDF	R13[1:0]	PUPDF	R12[1:0]	PUPDF	R11[1:0]	PUPDF	R10[1:0]	PUPD	R9[1:0]	PUPDI	R8[1:0]
rw	rw	rw	rw	rw	rw										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUPDI	R7[1:0]	PUPDI	R6[1:0]	PUPDI	R5[1:0]	PUPDI	R4[1:0]	PUPDI	R3[1:0]	PUPD	R2[1:0]	PUPD	R1[1:0]	PUPDI	R0[1:0]
rw	rw	rw	rw	rw	rw										

Bits 2y:2y+1 **PUPDRy[1:0]:** Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O pull-up or pull-down

00: No pull-up, pull-down

01: Pull-up

10: Pull-down

11: Reserved

6.4.5 GPIO port input data register (GPIOx_IDR) (x = A..H)

Address offset: 0x10

Reset value: 0x0000 XXXX (where Xmeans undefined)

3	1 30) 29	9 28	3 27	7 26	5 25	24	23	3 22	2 21	20) 19	9 18	3 17	16
								Reserved	l						
1:	5 14	1 13	3 12	2 1°	1 10) 9	8	7	6	5	4	3	2	1	0
IDR15	IDR14	IDR13	IDR12	IDR11	IDR10	IDR9	IDR8	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **IDRy[15:0]**: Port input data (y = 0..15)

These bits are read-only and can be accessed in word mode only. They contain the input value of the corresponding I/O port.

6.4.6 GPIO port output data register (GPIOx_ODR) (x = A..H)

Address offset: 0x14

Reset value: 0x0000 0000

3	1 30) 29	28	27	26	3 25	5 24	23	3 22	2 2	1 20) 19	9 18	3 17	16
							R	eserved							
1:	5 14	13	3 12	! 11	10) 9	8	7	6	5	4	3	2	1	0
ODR15	ODR14	ODR13	ODR12	ODR11	ODR10	ODR9	ODR8	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **ODRy[15:0]:** Port output data (y = 0..15)

These bits can be read and written by software.

Note: For atomic bit set/reset, the ODR bits can be individually set and reset by writing to the $GPIOx_BSRR$ register (x = A..H).

6.4.7 GPIO port bit set/reset register (GPIOx_BSRR) (x = A..H)

Address offset: 0x18

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 BS15	14 BS14	13 BS13	12 BS12	11 BS11	10 BS10	9 BS9	8 BS8	7 BS7	6 BS6	5 BS5	4 BS4	3 BS3	2 BS2	1 BS1	0 BS0

Bits 31:16 **BRy:** Port x reset bit y (y = 0..15)

These bits are write-only and can be accessed in word, half-word or byte mode. A read to these bits returns the value 0x0000.

0: No action on the corresponding ODRx bit

1: Resets the corresponding ODRx bit

Note: If both BSx and BRx are set, BSx has priority.

Bits 15:0 **BSy:** Port x set bit y (y = 0..15)

These bits are write-only and can be accessed in word, half-word or byte mode. A read to these bits returns the value 0x0000.

0: No action on the corresponding ODRx bit

1: Sets the corresponding ODRx bit

6.4.8 GPIO port configuration lock register (GPIOx_LCKR) (x = A..H)

This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next reset.

Note:

A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this write sequence.

Each lock bit freezes a specific configuration register (control and alternate function registers).

Address offset: 0x1C Reset value: 0x0000

0000

Access: 32-bit word only, read/write register

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								D								LCKK
								Resei	vea							rw
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	LCK15	LCK14	LCK13	LCK12	LCK11	LCK10	LCK9	LCK8	LCK7	LCK6	LCK5	LCK4	LCK3	LCK2	LCK1	LCK0
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:17 Reserved, must be kept at reset value.

Bit 16 LCKK[16]: Lock key

This bit can be read any time. It can only be modified using the lock key write sequence.

0: Port configuration lock key not active

1: Port configuration lock key active. The GPIOx_LCKR register is locked until an MCU reset occurs.

LOCK key write sequence:

WR LCKR[16] = '1' + LCKR[15:0] WR LCKR[16] = '0' + LCKR[15:0] WR LCKR[16] = '1' + LCKR[15:0] RD LCKR

RD LCKR[16] = '1' (this read operation is optional but it confirms that the lock is active)

Note: During the LOCK key write sequence, the value of LCK[15:0] must not change.

Any error in the lock sequence aborts the lock.

After the first lock sequence on any bit of the port, any read access on the LCKK bit will return '1' until the next CPU reset.

Bits 15:0 **LCKy:** Port x lock bit y (y= 0..15)

These bits are read/write but can only be written when the LCKK bit is

'0.

0: Port configuration not

locked

1: Port configuration

locked

6.4.9 GPIO alternate function low register (GPIOx_AFRL) (x = A..H)

Address offset: 0x20 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	AFRL7[3:0]				AFRL6[3:0]				AFRL5[3:0]				AFRL4[3:0]			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	AFRL	.3[3:0]		AFRL2[3:0]					AFRL	.1[3:0]		AFRL0[3:0]				
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	

Bits 31:0 **AFRLy:** Alternate function selection for port x bit y (y = 0..7)

These bits are written by software to configure alternate function I/Os

0000: AF0	1000: AF8
0001: AF1	1001: AF9
0010: AF2	1010: AF10
0011: AF3	1011: AF11
0100: AF4	1100: AF12
0101: AF5	1101: AF13
0110: AF6	1110: AF14
0111: AF7	1111: AF15

6.4.10 GPIO alternate function high register (GPIOx_AFRH) (x = A..H)

Address offset: 0x24

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	AFRH	15[3:0]			AFRH′	14[3:0]			AFRH	13[3:0]		AFRH12[3:0]				
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	AFRH	11[3:0]			AFRH1	10[3:0]			AFRH	19[3:0]		AFRH8[3:0]				
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	

Bits 31:0 **AFRHy:** Alternate function selection for port x bit y (y = 8..15)

These bits are written by software to configure alternate function I/Os

AFRHy selection:

0000: AF0	1000: AF8
0001: AF1	1001: AF9
0010: AF2	1010: AF10
0011: AF3	1011: AF11
0100: AF4	1100: AF12
0101: AF5	1101: AF13
0110: AF6	1110: AF14
0111: AF7	1111: AF15