Prevent this user from interacting with your repositories and sending you notifications.
Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior.
Learn more about reporting abuse.
This is my first trial project for designing RISC-V in Chisel
fpga simulation and synthesis for scr1 which designed by syntacore
Repository for learning Chisel3
Seeing something unexpected? Take a look at the
GitHub profile guide.