Skip to content
Learning Chisel!!
Learning Chisel!!



Block or Report

Block or report diningyo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse


  1. dirv Public

    This is my first trial project for designing RISC-V in Chisel

    Scala 15 3

  2. fpga-scr1 Public

    fpga simulation and synthesis for scr1 which designed by syntacore


  3. Repository for learning Chisel3

    Scala 2 1

  4. 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ

    Scala 7 4

568 contributions in the last year

May Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Mon Wed Fri

Contribution activity

May 2022

7 contributions in private repositories May 6 – May 17

Seeing something unexpected? Take a look at the GitHub profile guide.