



```
VCC
                                                 PLD Code
                                                          v9958-cs-v3.8-and-up;
            U2
ATF16V8
                                                 Name
                                                 PartNo
                                                          00;
                                                          15/12/2020 ;
                                                 Date
                                                 Revision 01 ;
           CLKIN
                                                 Designer Dean Netherton ;
          IN2
                                                 Company Dino;
          IN3
                                                 Assembly None ;
                           CSR
          IN4
                          CSW
                                                 Location Ignored;
          IN5
  M1
                                                 Device q16v8a;
          IN6
  RD
                           CSYNC 5V
          IN7
 WD
          IN8
       11 IN90E
IOREQ
                                                  /*********** INPUT PINS ***************/
                           CSYNC_TTL
       10 GND
                                                 PIN 1 = A7;
                                                 PIN 2 = A6;
                                                 PIN 3 = A5;
                                                 PIN 4 = A4;
           A2-LOW
                                                 PIN 5 = A3;
           A3-HIGH
                                                 PIN 6 = A2;
           A4-HIGH
                                                 PIN 7 = !M1;
           A5-LOW
                                                 PIN 8 = !RD;
           A6-LOW
                                                 PIN 9 = !WR;
           A7-HIGH
                                                 PIN 10 = GND;
           IOREQ-LOW
                                                 PIN 11 = !IORQ;
           $98->9B
                                                 /*********** OUTPUT PINS ************/
                                                 PIN 12 = CSYNC_TTL;
                                                 PIN 13 = CSYNC 5V;
                                                 //PIN 14 = NC;
                                                 PIN 15 = !CSW;
                                                 PIN 16 = !CSR;
                                                 //PIN 17 = NC;
                                                 //PIN 18 = NC;
                                                 //PIN 19 = NC;
                                                 PIN 20 = VCC;
                                                 CSYNC_TTL = CSYNC_5V;
                                                 ADDR = A7 & !A6 & !A5 & A4 & A3 & !A2; // $98 TO $9B
                                                 CS = ADDR \& IORQ \& !M1;
                                                 CSW = CS & WR;
                                                 CSR = CS \& RD;
```

TITLE: RC2014-MSX-VDP-RGB-ADDR-DECODING **REV: 3.8** Company: Dino Boards Sheet: 3/4

EasyEDA

Date:

Drawn By: dean.netherton

