



STATE MACHINES

Finite State Machine (FSM)

A controller FSM at top level ensuring a sequence of operations


B operates on outputs of A, C operates on outputs of B



Sequence of Steps

1. Wait for Start
2. Start A
3. Wait for Done
4. Start B
5. Wait for Done
6. Start C
7. Wait for Done
8. Send Done
9. Return to State 1

Inputs	Outputs
start	start_a
done_a	start_b
done_b	start_c
done_c	done




Sequence of Steps

1. Wait for Start
2. Start A
3. Wait for Done
4. Start B
5. Wait for Done
6. Start C
7. Wait for Done
8. Send Done
9. Return to State 1

Moore's Machine

Outputs are dependant on state only
So we only need to mention inputs on state transitions










Sequence of Steps

1. Wait for Start
2. Start A
3. Wait for Done
4. Start B
5. Wait for Done
6. Start C
7. Wait for Done
8. Send Done
9. Return to State 1

Mealy's Machine

Outputs are dependant on state and input
So we need to mention inputs and outputs on state transitions






ONE HOT ENCODING

```
parameter IDLE = 4'b0001;
parameter WAIT_A = 4'b0010;
parameter WAIT_B = 4'b0100;
parameter WAIT_C = 4'b1000;
```

```
reg [3:0] state;
reg [3:0] state_nxt;
```

One-Hot generally
FAST but consumes
MORE FLIPFLOPS.

What if it had been
a Moore's Machine?
But remember it had
eight states...



ONE HOT ENCODING


```
parameter IDLE = 4'b0001;
parameter WAIT_A = 4'b0010;
parameter WAIT_B = 4'b0100;
parameter WAIT_C = 4'b1000;
```

```
reg [3:0] state;
reg [3:0] state_nxt;
```


One-Hot generally
FAST but consumes
MORE FLIPFLOPS.

What if it had been
a Moore's Machine?
But remember it had
eight states...

So generally a ONE-HOT Moore
machine is FASTER at the cost of
more FLIPFLOPS




Typical Receiver




Configuration
Path:
Configuration
and Settings
Of different
components

Typical Receiver



Signal Path:
Signal
Processing path
in Hardware

Typical Receiver



Component's Data Sheets
provide configuration
and Timing Specification
of component interfaces.

Input signal can be read
from a file (Generated
using simulation tools
like Matlab etc.)

Outputs can be dumped
into files for
verification (Simulation
tools can be used to
plot output)

File Read/Write

- Works similar to C.
- Three steps
 - File Open
 - Integer Fid;
 - Fd = fopen("file_name","r"); // For Reading
 - Fd = fopen("file_name","w"); // For Writing
 - Reading
 - fscanf(Fd, "%h",variable_name); // Read hex data
 - fread(); // Binary file
 - Writing
 - fprintf(Fd, "%d",variable_name);
 - fprintf(Fd, "%d",variable_name);
 - fwrite();
 - File Close
 - fclose(Fd);