


Verilog

Logic Verification



Example: Test Bench
for counter



counter.v

Example: Test Bench for counter

```
module tb_counter;

    reg clk;
    reg reset;
    reg increment;
    reg decrement;
    wire [3:0] count;

    counter counter_inst(
        .clk          ( clk          ),
        .reset        ( reset        ),
        .increment     ( increment    ),
        .decrement     ( decrement    ),
        .count         ( count        )
    );

endmodule
```

```
module tb_counter;
```


```
  clk
```

```
  reset
```

```
  increment
```

```
  decrement
```

```
  count[3:0]
```



```
  initial
```

```
  begin
```

```
    clk = 0;
```

```
    forever
```

```
      #5 clk = ~clk;
```

```
  end
```

```
endmodule
```

C style block
executing
statements
sequentially
unless we move
forward in time
axis using #
,@(something),
wait etc.

```
module tb_counter;
```


```
    clk
```

```
    reset
```

```
    increment
```

```
    decrement
```

```
    count[3:0]
```



```
endmodule
```

C style block
executing
statements
sequentially
unless we move
forward in time
axis using #
,@(something),
wait etc.

```


initial
begin
    increment = 0;
    decrement = 0;
    reset = 0;

    @(posedge clk)
        reset <= #1 1;
    @(posedge clk)
        reset <= #1 0;
    @(posedge clk);
        #1 increment = 1;
    repeat(2) @(posedge clk);
        #1 increment = 0;
        #1 decrement = 1;
    @(posedge clk);
        #1 decrement = 0;

    repeat(20) @(posedge clk);
    $stop;

end

```



**C style block
executing
statements
sequentially
unless we move
forward in time
axis using #
,@(something),
wait etc.**

```
module tb_counter;
// Variables Declaration
reg clk;
reg reset;
reg increment;
reg decrement;
wire [3:0] count;
// DUT instantiation
counter counter_inst(
.clk      ( clk
.reset    ( reset
.increment ( increment
.decrement ( decrement
.count    ( count
);
```

**DUT Instantiation
and Variable
Declarations**

```
//-----
// Clock Generation
initial
begin
    clk = 0;
    forever
        #5 clk = ~clk;
```

Clock Generation

```
end
//-----
// Main Simulation
initial
```

Monitor Results

```
begin
    increment = 0;
    decrement = 0;
    reset = 0;
    @(posedge clk)
        reset <= #1 1;
    @(posedge clk)
        reset <= #1 0;
    @(posedge clk);
        #1 increment = 1;
    repeat(2) @(posedge clk);
        #1 increment = 0;
        #1 decrement = 1;
    @(posedge clk);
        #1 decrement = 0;
    repeat(20) @(posedge clk);
    $stop;
```

**Main simulation
generating inputs
in C style code**

```
end
endmodule
```



```
module tb_counter;
// Variables Declaration
reg clk;
reg reset;
reg increment;
reg decrement;
wire [3:0] count;
// DUT instantiation
counter counter_inst(
.clk      ( clk
.reset    ( reset
.increment ( increment
.decrement ( decrement
.count    ( count
);
```

DUT Instantiation
and Variable
Declarations

```
//-----
// Clock Generation
initial
begin
    clk = 0;
    forever
        #5 clk = ~clk;
```

Clock Generation

```
//-----
// Main Simulation
initial
```

Monitor Results

```
begin
    increment
    decrement
    reset =
    @(posedge
        reset
    @(posedge
        reset
    @(posedge
        #1 inc
    repeat(2) @(posedge clk);
        #1 increment = 0;
        #1 decrement = 1;
    @(posedge clk);
        #1 decrement = 0;
    repeat(20)@(posedge clk);
    $stop;
end
endmodule
```

