
Verilog

Logic Verification






Example: Test Bench for counter

```
module tb counter;
reg clk;
reg reset;
reg increment;
reg decrement;
wire [3:0] count;
counter counter inst(
.clk
           (clk
.reset (reset ),
.increment (increment ),
.decrement (decrement),
.count
           (count
);
endmodule
```

Example: Test Bench for counter






```
initial
begin
    clk = 0;
    forever
      #5 clk = ~clk;
end
```

endmodule


C style block executing statements sequentially unless we move forward in time axis using # ,@(something), wait etc.


module tb_counter;



endmodule

C style block executing statements sequentially unless we move forward in time axis using # ,@(something), wait etc.





C style block executing statements sequentially unless we move forward in time axis using # ,@(something), wait etc.

```
module tb counter;
// Variables Declaration
req clk;
reg reset;
reg increment;
                                                                   DUT Instantiation
reg decrement;
wire [3:0] count;
                                                                   and Variable
// DUT instantiation
counter counter inst(
                                                                   Declarations
.clk
         (clk
.reset
         ( reset
.increment (increment
.decrement ( decrement
);
// Clock Generation
initial
begin
                                                                   Clock Generation
  clk = 0;
  forever
    #5 clk = \sim clk;
end
                                                                   Monitor Results
// Main Simulation
initial
begin
   increment = 0;
   decrement = 0;
   reset = 0;
  @(posedge clk)
     reset <= #1 1;
                                                                   Main simulation
  @(posedge clk)
     reset <= #1 0;
                                                                   generating inputs
  @(posedge clk);
     #1 increment = 1;
                                                                   in C style code
  repeat(2) @(posedge clk);
     #1 increment = 0;
     #1 decrement = 1;
  @(posedge clk);
      #1 decrement = 0;
  repeat(20)@(posedge clk);
  $stop;
end
endmodule
```

