Aarch64 most common instructions

if {S} is present flags will be affected

General conventions

Containers: x (64-bit register), w (32-bit register)

rd, rn, rm: w or x registers; op2: register, modified register or #immn (n-bit immediate)

n (of n-bit immediate values) depends heavily on context. Out of bond values will generate a syntax error

	Instruction	Mnemonic	Syntax	Explanation	Flags
	Addition	ADD{S}	ADD{S} rd, rn, op2	rd = rn + op2	{Yes}
	Subtraction	SUB{S}	SUB{S} rd, rn, op2	rd = rn - op2	{Yes}
	Negation	NEG{S}	NEG{S} rd, op2	rd = -op2	{Yes}
	with carry	NGC{S}	NGC{S} rd, rm	rd = -rm - ~C	{Yes}
	Unsigned multiply	MUL	MUL rd, rn, rm	rd = rn x rm	[103]
	Unsigned multiply long	UMULL	UMULL xd, wn, wm	xd = wn x wm	
	Unsigned multiply high	UMULH	UMULH xd, xn, xm	xd = <127:64> of xn x xm	
S S	Signed multiply long	SMULL	SMULH xd, xn, xm	xd = wm x wn (signed operands)	
tior	Signed multiply high	SMULH	SMULL xd, wn, wm	xd = <127:64 > of xn x xm (signed operands)	
o.	Multiply and add	MADD	MADD rd, rn, rm, ra	rd = ra + (rn x rm)	
oper	Multiply and sub	MSUB	MSUB rd, rn, rm, ra	rd = ra - (rn x rm)	
Ę.	Multiply and neg	MNEG	MNEG rd, rn, rm	rd = -(rn x rm)	
he.	Unsigned multiply and add long	UMADDL	UMADDL xd, wn, wm, xa	xd = xa + (wm x wn)	
ij	Unsigned multiply and sub long	UMSUBL		xd = xa - (wn x wn)	
A		UMNEGL	UMSUBL xd, wn, wm, xa		
	Unsigned multiply and neg long		UMNEGL xd, wn, wn	xd = -(wm x wn)	
	Signed multiply and add long	SMADDL	SMADDL xd, wn, wm, xa	xd = xa + (wm x wn)	
	Signed multiply and sub long	SMSUBL	SMSUBL xd, wn, wm, xa	xd = xa - (wm x wn)	
	Signed multiply and neg long	SMNEGL	SMNEGL xd, wn, wm	xd = - (wm x wn)	
	Unsigned divide	UDIV	UDIV rd, rn, rm	rd = rn / rm	
	Signed divide	SDIV	SDIV rd, rn, rm	rd = rn / rm	
	Note: the remainder may be comput	ted using t	he MSUB instruction as numerat	or – (quotient x denominator)	
	bBitwise AND	AND	AND{S} rd, rn, op2	rd = rn & op2	{Yes}
	Bitwise AND with neg	BIC	BIC{S} rd, rn, op2	rd = rn & ~op2	{Yes}
v	Bitwise OR	ORR	ORR rd, rn, op2	rd = rn op2	. ,
ion	Bitwise OR with neg	ORN	ORN rd, rn, op2	rd = rn ~op2	
rat	Bitwise XOR	EOR	EOR rd, rn, op2	rd = rn ⊕ op2	
obe	Bitwise XOR with neg	EON	EON rd, rn, op2	rd = rn ⊕ ~op2	
cal	Logical shift left	LSL	LSL rd, rn, op2	Logical shift left (stuffing zeros enter from right)	
ogic	Logical shift right	LSR	LSR rd, rn, rm	Logical shift right (stuffing zeros enter from left)	
~	Arithmetic shift right	ASR	ASR rd, rn, op2	Arithmetic shift right (preserves sign)	
l vi	Rotate right	ROR	ROR rd, rn, op2	Rotate right (carry not involved)	
3itwi	Move to register	MOV	MOV rd, op2	rd = op2	
_		MVN			
	Move to register, neg Test bits	TST	MVN rd, op2	rd = ~op2	Voc
	Test bits	131	TST rn, op2	rn & op2	Yes
sdo	Bitfield insert	BFI	BFI rd, rn, #lsb, #width	Moves a bitfield of #width bits starting at source bit 0 to destination starting at bit #lsb	
-	Bitfield extract	UBFX	UBFZ rd, rn, #lsb, #width	Moves a bitfield of #width bits starting at source bit #lsb to	
fie	Bitfield extract		, , ,	destination starting at bit 0; clears all other rd bits	
Bitfi	Signed bitfield extract	SBFX	SBFZ rd, rn, #lsb, #width	Moves a bitfield of #width bits starting at source bit #lsb to destination starting at bit 0; sign extends the result	
	Count leading sign	CLS	CLS rd, rm	Count leading sign bits	
bs	Count leading sign	CLZ	CLZ rd, rm	Count leading zero bits	
0		RBIT	RBIT rd, rm	Reverse bit order	
Byt	Reverse bit Reverse byte	REV	REV rd, rm	Reverse byte order	
Bit/	Reverse byte in half word	REV16	REV16 rd, rm	Reverse byte order on each half word	
	Reverse byte in word	REV32	REV32 xd, xm	Reverse byte order on each word	
	Store single register	STR	rt, [addr]	Mem[addr] = rt	
	Subtype byte	STRB	wt, [addr]	Byte[addr] = wt<7:0>	
S	Subtype half word	STRH	wt, [addr]	HalfWord[addr] = wt<15:0>	
ion	unscaled address offset	STUR	STUR rt, [addr]	Mem[addr] = rt (unscaled address)	
operations	Store register pair	STP	STP rt, rm, [addr]	Stores rt and rm in consecutive addresses starting at addr	
obe	Load single register	LDR	LDR rt, [addr]	rt = Mem[addr]	
	Sub-type byte	LDRB	LDRB wt, [addr]	wt = Byte[addr] (only 32-byte containers)	
Store	Sub-type signed byte	LDRSB	LDRSB rt, [addr]	rt = Sbyte[addr] (signed byte)	
and	Sub-type half word	LDRH	LDRH wt, [addr]	wt = HalfWord[addr] (only 32-byte containers)	
	Sub-type signed half word	LDRSH	LDRSH rt, [addr]	rt = Mem[addr] (load one half word, signed)	
Load	Sub-type signed word	LDRSW	LDRSW xt, [addr]	xt = Sword[addr] (signed word, only for 64-byte containers)	
	unscaled address offset	LDUR	LDUR rt, [addr]	rt = Mem[addr] (stglied word, only for 64-byte containers)	
	Load register pair	LDDR	LDP rt, rm, [addr]	Loads rt and rm from consecutive addresses starting at addr	
	Load register patr	LUF	LDI 11, IM, [addi]	Louds it and in from consecutive dudiesses statitling at 400F	

	Instruction	Mnemonic	Syntax	Explanation	Flags
sdo	Branch	В	B target	Jump to target	
ch op	Conditional branch	B.CC	B.cc target	If (cc) jump to target	
anc.	Compare and branch if zero	CBZ	CBZ rd, target	If (rd=0) jump to target	
ā	Compare and branch if not zero	CBNZ	CBNZ rd, target	If (rd≠0) jump to target	
	Conditional select	CSEL	CSEL rd, rn, rm, cc	If (cc) rd = rn else rd = rm	
S	with increment,	CSINC	CSINC rd, rn, rm, cc	If (cc) rd = rn else rd = rm+1	
operations	with negate,	CSNEG	CSNEG rd, rn, rm, cc	If (cc) rd = rn else rd = -rm	
pers	with invert	CSINV	CSINV rd, rn, rm, cc	If (cc) rd = rn else rd = ~rm	
_	Conditional set	CSET	CSET rd, cc	If (cc) rd = 1 else rd = 0	
Conditional	with mask,	CSETM	CSETM rd, cc	If (cc) rd = -1 else rd = 0	
ld:	with increment,	CINC	CINC rd, rn, cc	If (cc) rd = rn+1 else rd = rn	
S	with negate,	CNEG	CNEG rd, rn, cc	If (cc) rd = -rn else rd = rn	
	with invert	CINV	CINV rd, rn, cc	If (cc) rd = ~rn else rd = rn	
	Compare	СМР	CMP rd, op2	Rd - op2	Yes
obs	with negative	CMN	CMN rd, op2	rd - (-op2)	Yes
are	Conditional compare	CCMP	CCMP rd, rn, #imm4, cc	If (cc) NZCV = CMP(rd,rn) else NZCV = #imm4	Yes
Сомраге	with negative	CCMN	CCMP rd, rn, #imm4, cc	If (cc) NZCV = CMP(rd,-rn) else NZCV = #imm4	Yes
	Note: for these instructions rn can also be an #imm5 (5-bit unsigned immediate value 031)				

Aarch64 accessory information

Condition codes (magnitude of operands)						
L0	Lower, unsigned	C = 0				
HI	Higher, unsigned	C = 1 and Z = 0				
LS	Lower or same, unsigned	C = 0 or Z = 1				
HS	Higher or same, unsigned	C = 1				
LT	Less than, signed	N != V				
GT	Greater than, signed	Z = 0 and N = V				
LE	Less than or equal, signed	Z = 1 and N != V				
GE	Greater than or equal, signed	N = V				

Condition codes (direct flags)					
EQ	Equal	Z = 1			
NE	Not equal	Z = 0			
MI	Negative	N = 1			
PL	Positive or zero	N = 0			
VS	Overflow	V = 1			
VC	No overflow	V = 0			
cs	Carry	C = 0			
СС	No carry	C = 1			

Sub typ	es (suffix of some instruction	ıs)
B/SB	byte/signed byte	8 bits
H/SH	half word/signed half word	16 bits
W/SW	word/signed word	32 bits

Fla	Flags set to 1 when:					
N	the result of the last operation was negative, cleared to 0 otherwise					
Z	the result of the last operation was zero, cleared to 0 otherwise					
С	the last operation resulted in a carry, cleared to 0 otherwise					
٧	the last operation caused overflow, cleared to 0 otherwise					

Sizes,	in Assembly and C		
8	byte	char	
16 Half word short in			
32	word	int	
64 double word		long int	
128 quad word -			

Addressing modes (base: register; offset: register or immediate)				
[base]	MEM[base]			
[base, offset]	MEM[base+offset]			
[base, offset]!	MEM[base+offset] then base = base + offset	(pre indexed)		
[hase] offset MFM[hase] then hase = hase + offset (nost inc				

Calling convention (register use)
Params: X0X7; Result: X0
Reserved: X8, X16X18 (do not use these)
Unprotected: X9X15 (callee may corrupt)
Protected: Y19 Y28 (callee must preserve)

Op2 processing (applied to Op2 before anything else)				
LSL LSR ASR #imm6				
SXTW / SXTB {#imm2}	Sign extension/Sign extension after LSL #imm2			

Aarch64 floating point instructions

General concepts and conventions

Registers: Di (double precision: 64-bit, c:double), Si (single precision: 32-bit, c:float); i:0..31

Hi (half precision: 16-bit, c:non standard); i:0..31

Call convention: Reg0..Reg7 - arguments, Reg0 - result; Reg={D,S,H}; Reg8..Reg15 should be preserved by callee

Instruction	Mnemonic	Syntax	Explanation	Flag
Addition	FADD	FADD rd, rn, rm	rd = rn + rm	Ye
Subtraction	FSUB	FSUB rd, rn, rm	rd = rn - rm	Ye
Multiply	FMUL	FMUL rd, rn, rm	rd = rn x rm	Ye
Multiply and neg	FNMUL	FNMUL rd, rn, rm	rd = - (rn x rm)	Ye
Multiply and add	FMADD	FMADD rd, rn, rm, ra	rd = ra + (rn x rm)	Ye
Multiply and add neg	FNMADD	FNMADD rd, rn, rm, ra	rd = - (ra + (rn x rm))	Ye
Multiply and sub	FMSUB	FMSUB rd, rn, rm, ra	rd = ra - (rn x rm)	Ye
Multiply and sub neg	FNMSUB	FNMSUB rd, rn, rm, ra	rd = (rn x rm) - ra	Ye
Divide	FDIV	FDIV rd, rn, rm	rd = rn / rm	Ye
Negation	FNEG	FNEG rd, rn	rd = - rn	Ye
Absolute value	FABS	FABS rd, rn	rd = rn	Ye
Maximum	FMAX	FMAX rd, rn, rm	rd = max(rn,rm)	Ye
Minimum	FMIN	FMIN rd, rn, rm	rd = min(rn,rm)	Ye
Square root	FSQRT	FSQRT rd, rn	rd = sqrt(rn)	Ye
Round to integer	FRINTI	FRINTI rd, rn	rd = round(rn)	Ye
Note: r={D,S,H} but operands an	d result mus	st be of same type		
Between registers of equal size Conditional select	FMOV	FMOV rd, rn	rd = rn (rd={D,S,H,X,W}; rn={D,S,H,X,W,WZR,XZR})
	FCSEL	FCSEL rd, rn, rm, cc	If (cc) rd = rn else rd = rm	
Notes: Data movement with decrea Data movement to/from men		ion may lead to rounding or Na l valid (e.g. LDR/STR, etc.)	on .	
Compare	FCMP	FCMP rn, rm	NZCV = compare(rn,rm)	Ye
with zero	FCMP	FCMP rd, #0.0	NZCV = compare(rn,0)	Ye
Conditional compare	FCCMP	FCCMP rn, rm, #imm4, cc	If (cc) NZCV = compare(rn,rm) else NZCV = #imm4	Ye
Note: comparison of FP numbers	can lead to	wrong conclusions on very si	milar operands due to rounding errors	
Between FP registers	FCVT	FCVT rd, rn	rd = rn (r={D,S,H})
signed integer to FP	SCVTF	SCVTF rd, rn	rd = rn (rd={D,S,H}, rn={X,W})
unsigned integer to FP	UCVTF	UCVTF rd, rn	rd = rn (rd={D,S,H}, rn={X,W})
FP to signed integer	FCVTNS	FCVTNS rd, rn	rd = rn)
FP to unsigned integer	FCVTNU	FCVTNU rd, rn	rd = rn (rd={X,W}, rn={D,S,H})

Aarch64 Advanced SIMD instructions (NEON)

General concepts and conventions

Vector Registers: Vi (128-bit - quadword), i:0..31; each reg can be structured in lanes of {8,16,32,64} bits {B,H,S,D} Syntax for structure: Vi.nk, i=reg number, n=nbr of lanes, k=lane type {B,H,S,D}; nk={8B,16B,4H,8H,2S,4S,1D,2D} Syntax for register element: Vi.k[n], i=register number, k=lane type {B,H,S,D}, n=element number Examples: V3.4S = V3 structured in 4 lanes of 32 bits; V5.B[0] = rightmost byte of V5 (least significant byte)

Scalar Registers (Scl): Qi(128-bit), Di(64-bit), Si(32-bit), Hi(16-bit), Bi(8-bit); Shared with FP registers

Instructions: not necessarily new mnemonics but new syntax and behaviour Can operate vectors, scalars and in some cases scalars with vectors

Examples: ADD W0,W1,W2 (signed integer addition); ADD V0.4S,V1.4S,V2.4S (signed 4-component integer vector addition)

The following tables contain only new instructions. Most of the classic instructions, for both integer and FP data, are still valid but adopt the new syntax and behaviour.

Variants can have different suffixes - {L,W,N,P} (long, wide, narrow, pairing)

Prefix F for floating point data types; prefixes {SQ,UQ} for integer signed/unsigned saturating arithmetic

Instruction	Mnemonic	Syntax	Explanation Fla			
Duplicate vector element	DUP	DUP Vd.nk, Vs.k[m]	Replicate single Vs element to all elements of Vd			
scalar element	DUP	DUP Vd.nk, Scl	Replicate scalar Scl to all elements of Vd (S=lsbits of $\{X,W\}$)			
Insert vector element	INS	<pre>INS Vd.k[i], Vs.r[j]</pre>	Copy element r[j] of Vs to element k[i] of Vd			
scalar element Extract narrow	INS	INS Vd.k[i], Scl	Copy scalar Scl to element k[i] of Vd (S=lsbits of {X,W})			
Extract narrow	XTN	XTN Vd.nk, Vs.mj	$dim(j) = 2 \times dim(k)$			
for higher lanes	XTN2	XTN2 Vd.nk, Vs.mj	The same, but using the most significant lanes of Vd			
Note: 64-bit scalar can only be	Note: 64-bit scalar can only be used with 64-bit lanes, 32-bit scalar can be used with 32/16/8-bit lanes					
Signed move to scalar register	SMOV	SMOV Rd, Vn.T[i]	Copy vector element to register, sign extended (dim R > dim T)			
Unsigned	UMOV	UMOV Rd, Vn.T[i]	Copy vector element to register, unsigned (dim R >= dim T)			
Signed long (add as example)	SADDL	SADDL Vd.nk, Vs.nj, Vr.np	dim(k) = 2 x dim(j,p) (ex: SADDL V0.2D,V1.2S,V2.2S)			
for higher lanes	SADDL2	SADDL2 Vd.nk, Vs.nj, Vr.np	The same, but using the most significant lanes of Vs and Vr			
بر. for wide operands	SADDW	SADDW Vd.nk, Vs.nj, Vr.np	$dim(k,j) = 2 \times dim(p)$			
for wide operands wide operands, higher lanes	SADDW2	SADDW2 Vd.nk, Vs.nj, Vr.np	The same, but using the most significant lanes of Vr			
Narrow operands (sub as example)	SUBHN	SUBHN Vd.nk, Vs.nj, Vr.np	$dim(j,p) = 2 \times dim(k)$			
	ADDP	ADDP Vd.nk, Vs.nj, Vr.np	Operate adjacent register pairs			
Shift element left	SHL	SHL Vd.nk, Vs.nj, #imm	Shift left each vector element #imm bits			
Paired (ADD as example) Shift element left Signed shift right unsigned	SSHR	SSHR Vd.nk, Vs.nj, #imm	Shift right each vector element, sign extended, #imm bits			
unsigned	USHR	USHR Vd.nk, Vs.nj, #imm	The same but unsigned			
Bit select Reverse elements	BSL	BSL Vd.nk, Vs.nj, Vr.np	Select bits from Vs or Vr depending on bits of Vd (1:Vs, 0:Vr)			
Reverse elements	REV64	REV64 Vd.nk, Vs.nj	Reverse elements in 64-bit doublewords			
Other arithmetic instructions: ABS, MUL, NEG, SMAX, SUB, UMIN, FADD, etc. adopt a vector syntax and behaviour Other logic instructions: AND, BIC, EOR, NOT, ORN, ORR, REV32, REV16, etc. do the same Format conversions from/to floating point adopt a vector behaviour: UCVTF, SCVTF, FCVTNU, FCVTNS (ex: UCVTF V2.4S, V1.4S)						
Add across lanes	ADDV	ADDV Scl, Vs.nk	Add all elements of Vs into a scalar (ex: ADDV S0, V2.4S)			
Signed long add across lanes	SADDLV	SADDLV Scl, Vs.nk	The same but dim(Scl) larger than k (ex: SADDLV D0, V2.4S)			
Signed long add across lanes Signed maximum across lanes minimum	SMAXV	SMAXV Scl, Vs.nk	Maximum goes to scalar Scl			
minimum minimum	SMINV	SMINV Scl, Vs.nk	Minimum goes to scalar Scl			
Notes: prefix {U,S,F} defines dat FP add across lanes is ill		: FMINV finds the minimum elemen	nt of an FP vector)			
Compare bitwise vector	CMcc	CMcc Vd.nk, Vn.nj, Vm.np	if true Vd.k[i]=-1 (all ones) else Vd.k[i]=0			
with zero	CMcc	CMcc Vd.nk, Vn.nj, #0	Compare vector with zero cc=default conditions+{LE,LT}			
with zero FP compare vector Notes: default conditions cs=[50]	FCMcc	FCMcc Vd.nk, Vn.nj, Vm.np	The same, but for vectors of FP elements			
Notes. deladit conditions cc-(LQ,	re achieve	[} d by reversing the operands and	using the opposite condition			