Rajarshi Shahu College of Engineering, Pune

Department of Electronics & Telecommunication Engineering

Academic Year: 2024-25 (Sem II)

INNOVATIONS IN TEACHING AND LEARNING

Subject: CMOS Perign of Verificalis Class: Ty Blech (BDiv)

Topic: Lay out Design Rules in VLSI

NAME OF THE ACTIVITY:

- I. Concept: Use of Mickavind Simulation fool
- II. Objective(Goal): Self learning, Exchange of knowledge,
- III. Appropriateness (Relevance of Selected Method): This method forces students to get in depth knowledge of Layout design rules.
- IV. Effective Presentation (Implementation Details):

 Student dear lagart of given digital unit. Simulate

 the same using Microwinel simulation tool, Observe

 the vocious performance parameter with vociohing

 in design in terms of 1, w.

 V. Results (Impact):

It helps students to visualize and simulate. circuits, at the layout here! verify designs against technology contraints and explose diffesent design techniques.

VI. Reproducibility and Reusability by Other Scholars for Further Development

Sr.No	Innovation Used by	Details of User	Purpose of Reproducibility and Re usability
-		-	

18

VII. PEER REVIEW AND CRITIQUE

Category: Internal/External/Interdepartmental
Score: (1:Least 2: Moderate 3:Highly)

Question 1.Is this Innovative Teaching and Learning Methodology useful during content delivery?

Question 2. Did this innovation increase student motivation or participation?

Question 3. Will it show improvement in student learning?

Question 4. Suggestions for improvement in future iterations.

Category	Name of Peer	Organiza tion	Q.1	Q.2	Q.3	Q. 4 Suggestion/Critique
Internal	De. S. C. Wayay	BOOK	3	2	3	Parameter increase
5 10						
	art milas				101	Sign Sense Service
	P. N. C. LAN					

Course Co-ordinator Dr. Sakshi Paithane

Module Co-ordinator Dr. Sakshi Paithane

HOD E&T Dr.S.C.Wagaj:



