JSPM's

Rajarshi Shahu College of Engineering, Pune

Department of Electronics & Telecommunication Engineering

INNOVATIONS IN TEACHING AND LEARNING

Subject: CMOS Design Verification Class: T.Y. BTech E&TC Topic: VHDL code program and CMOS circuit design

NAME OF THE ACTIVITY: VHDL code programming and CMOS design and layout

- Concept: Simulation and synthesis using tools like Xilinx, ModelSim, Vivado Stick diagrams and layout drawing.
- II. Objective (Goal): To design and simulate digital circuits using VHDL for real-world applications. To understand and implement CMOS logic gates and analyze their electrical behaviour.
- Appropriateness (Relevance of Selected Method): Highly aligned with industry-standard tools and design practices. Prepares students for VLSI, ASIC, FPGA, and EDA tool-based careers. Enables application of MOSFET-level understanding in CMOS layouts and VHDL modelling.
- IV. Effective Presentation (Implementation Details):
 - 1) To write VHDL code, simulate with test bench, synthesis, implement on PLD 4 bit ALU for add, subtract, AND, NAND, XOR, XNOR, OR


YouTube Link: https://www.youtube.com/watch?v=ECR1Aj4LUgI

2) To write VHDL code and test bench, synthesis, simulate and download into PLD of 4 bit bidirectional shift register.

You Tube Link: https://www.youtube.com/watch?v=mm0ycI4rPGI

 To design following logic, prepare layout in multimetal layers and simulate. Assume suitable technology, load capacitance free running frequency, switching timing etc. CMOS NAND, NOR

You Tube Link: https://www.youtube.com/watch?v=tC3F5it T08



CMOS NOT, NAND, NOR



@manavlimkar4543 2 years ago

No extra pictures, no extra drama, straight to the point!



@rohitkumarpatil5576 2 years ago
Nice video and helpful



@suyashshinde5260 2 years ago




@mrunalmore7726 2 years ago
Well explained


△ 🗸 ♡ Reply

Design a layout for Single Bit SRAM Cell using CMOS Technology.

You Tube Link: https://www.youtube.com/watch?v=t2MSO9YXgrY



Experiment Title: Single Bit SRAM Cell.



☐ ♥ Reply



☐ ♥ Reply

@omkarwali49 2 years ago
Teaching method is very nice and rthymic!!!

☐ ♥ ♥ Reply

@mrunalmore7726 2 years ago Really helpful vdo !!

△ 57 ♥ Reply

@suyashshinde5260 2 years ago Clearly explained!

△ ♥ ♥ Reply

V. Results (Impact):

- Improves problem-solving and design skills by transitioning from logic gates to complex systems.
- Boosts employability in domains like VLSI, embedded systems, and digital design.
- Builds a strong base for higher education or research in microelectronics and embedded systems.

VI. Reproducibility and Reusability by Other Scholars for Further Development

Sr.No	Innovation Used by	Details of User	Purpose of
			Reproducibility and Reusability
I	B Tech students	students	A reproducible CMOS layout ensures that
			chip fabrication results will match simulation
			predictions.

VII. PEER REVIEW AND CRITIQUE

Category: Internal/External/Interdepartmental

Score: (1:Least 2: Moderate 3:Highly)

Question 1.Is this Innovative Teaching and Learning Methodology useful during content delivery?

Question 2. Did this innovation increase student motivation or participation?

Question 3. Will it show improvement in student learning?

Question 4. Suggestions for improvement in future iterations.

Category	Name of Peer	Organiza	Q.1	Q.2	Q.3	Q. 4 Suggestion/Critique
		tion	-			
Intomal	8.A. Paithane	JSPM'S RS(OE	3	2	3	Add Advance tool.
External	Subhas	marrel.	3	3	2	Use lateast Hardware discription lang.
, ,	Patti	Semicord	do_)	_	discription lang.
						to a second and a second a second and a second a second and a second a
						1.7 44

Course Co-ordinator Dr. S. C. Wagaj

Modole Co-ordinator Dr. S. A. Paithane HOD E&TC Dr.S.C.Wagaj:

HEAD OF DEPARTMENT

Electronics & Tele Communication

JSPM's Rajarshi Shahu College of Engineering (An Autonomous Institute) Tathawade, Pune - 411 033, M.S. (India)