## RUTGERS UNIVERSITY

## Department of Electrical and Computer Engineering 332:574 CAD Digital VLSI Design Project Status Report and Deadlines November 28, 2005

332:574													
Project	Activity, Due Date, and Grade Penalty												
	Project	Power	Block	Work	Revised	Spec. &	Verilog	Short	Logic Sch.	Logic Sim.	ATPG	Project	Interim
	Pro-	$\mathbf{Est}.$	Diag.	Assign.	Block	Block.	Desc.	Proj.	& Sim.	with	Results	Presentations	Project
	Posal				Diagram	Diagram &				Frame			Report
DUE	9/15	9/20	9/20	9/27	10/4	10/22	12/8	11/10	12/5	12/12	12/8	12/13	12/13
PENALTY	$A \rightarrow B +$	$B+\rightarrow B$	$B \rightarrow C +$	$C+\rightarrow C$	$C \rightarrow D +$	$D+\rightarrow D$	$D{\rightarrow}F+$	$F+\rightarrow F$	$F \rightarrow F$	$F \rightarrow F$	$A \rightarrow F$	$A \rightarrow F$	$A{\rightarrow}F$
HDTV													
Receiver													
SoC													
Varadan	A	A	A	A	A	A	A	A					
Savulimedu													