




## **INTRODUCTION TO MICROPROCESSORS**

**www.BHARATACHARYAEducation.COM**

## INTRODUCTION | BASIC ORGANIZATION OF A COMPUTER

A computer system, as we know it, consists of various components. They can be broadly classified into three sections:  
The Processor, Memory and I/O.



## THE PROCESSOR – “μP”

The heart of the computer is its μP (Microprocessor).

Current generation computers use processors like Intel Core i3, i5 or i7 and so on. They have come a long way from the initial processors that you are about to learn E.g.: 8085, 8086 etc.

Back in the day (1940s), when micro-electronics was not invented, processors looked very different and were certainly not “micro” in appearance. They were created using huge arrays of physical switches which were operated manually and often occupied large rooms.

In the following decades, with the invention of micro-electronics, scientists managed to embed thousands of microscopic switches (transistors) inside a small chip, and called it a **“Micro-processor”**.

Over the years, microprocessors grew in strength.

From housing a few thousand transistors (8085) to containing more than a billion transistors (Core i7), the computational power has been increasing exponentially. Having said that, some of the basics still remain the same.

To put it simply, **the main function of a μP is to Fetch, Decode and Execute instructions.**

Instructions are a part of programs. Programs are stored in the memory.

Firstly, μP fetches an instruction from the memory.

It then decodes the instruction. This means, it “understands” the binary pattern of the instruction, also called its opcode. Every instruction when stored in the memory is in its unique binary form, which indicates the operation to be performed. This is called its opcode. Upon decoding the opcode, μP understands the operation to be performed and hence “executes” the instruction. This entire process is called an **“Instruction cycle”**.

Now the process is repeated for the next instruction.

Like this, one by one, all instructions of a program are executed.

Of course by advanced concepts like **pipelining, multitasking, multiprocessing** etc., this procedure has become very advanced and efficient today. You will get to learn all of them, in the due course of this ever intriguing subject.

We begin learning with basic processors like **8085** or **8086**, but make no mistake, none of this is “outdated”. Yes, your mobile phone or your computer today uses the most advanced cutting edge processors (**A11 Bionic** et.al.), but to run a **traffic light** or **TV remote** control you don’t need a core i7 now, do you? And these are used by the millions across the world. They simply use processors of the same grade as an 8085 or an 8086, with different product numbers as they are made by various manufacturers.

## MEMORY

Memory is used to store information.

It stores two kinds of information... programs and data.

For example:

MS Word is a program, and the word documents are its data.

Video player is a program, and the videos are its data.

WhatsApp is a program, and the messages are its data, and so on.

All programs and data are stored in the memory, in digitized form, where every information is represented in 1s and 0s called binary digits or simply bits.

There are various forms of memory devices.

The main memory also called primary memory consists of Ram and ROM.

Other memory devices like Hard disk, Floppy, CD/ DVD etc. are secondary storage devices.

Additionally there is also a high speed memory called Cache composed of SRAM.

For the majority portion of this book, you are dealing with the initial processors like 8086.

It will be in your best interest to think of Primary Memory only, whenever we speak of memory. That is because, secondary memory and high speed memories were implemented much later in the evolution of processors as the demand for mass storage and high speed performance started increasing. So, from now on in this book, unless specified otherwise, **the word memory refers to primary memory that is RAM and ROM.**

The memory is a series of locations.

Each location is identified by its own unique address.

Every location contains 1 Byte (8 bits) of data. There is a very good reason for this, and you will learn it when we discuss the topic of memory banking in 8086.

## I/O DEVICES

I/O devices are used to enter programs and data as inputs and display or print the results as outputs. We are all familiar with devices such as the keyboard, mouse, printer, monitor etc. Every form of computer system has a set of I/O devices for human interaction. A device like a touch screen performs dual functions of both input and output.

The µP, Memory and I/O are all connected to each other using the System Bus.



## **IMPORTANT FEATURES OF 8086:**

### **1) Buses:**

**Address Bus:** 8086 has a **20-bit address bus**, hence it can access  $2^{20}$  Byte memory i.e. **1MB**. The **address range** for this memory is **00000H ... FFFFFH**.

**Data Bus:** 8086 has a **16-bit data bus** i.e. it can access 16 bit data in one operation. Its ALU and internal data registers are also 16-bit.

**Hence** 8086 is called as a **16-bit μP**.

**Control Bus:** The control bus carries the signals responsible for performing various operations such as **RD** , **WR** etc.

### **2) 8086 supports Pipelining.**

It is the process of "**Fetching the next instruction, while executing the current instruction**". Pipelining improves performance of the system.

### **3) 8086 has 2 Operating Modes.**

i. **Minimum Mode** ... here 8086 is the only processor in the system (uni-processor).

ii. **Maximum Mode** ... 8086 with other processors like 8087-NDP/8089-IOP etc.

Maximum mode is intended for multiprocessor configuration.

### **4) 8086 provides Memory Banks.**

The entire memory of 1 MB is **divided into 2 banks of 512KB each**, in order to transfer 16-bits in 1 cycle. The banks are called **Lower Bank** (even) **and Higher Bank** (odd).

### **5) 8086 supports Memory Segmentation.**

Segmentation means dividing the memory into logical components. Here the memory is divided into **4 segments: Code, Stack, Data and Extra Segment**.


### **6) 8086 has 256 interrupts.**

The ISR addresses for these interrupts are stored in the IVT (Interrupt Vector Table).

### **7) 8086 has a 16-bit IO address ∴ it can access $2^{16}$ IO ports ( $2^{16} = 65536$ i.e. 64K IO Ports).**



## ARCHITECTURE OF 8086





As 8086 does 2-stage pipelining, its architecture is divided into two units:

1. Bus Interface Unit (BIU)
2. Execution Unit (EU)

## **Bus INTERFACE UNIT (BIU)**

1. It provides the **interface** of 8086 **to** other devices.
2. It **operates w.r.t. Bus cycles**.  
This means it performs various machine cycles such as Mem Read, IO Write etc to transfer data with Memory and I/O devices.
3. It performs the following functions:
  - a) It **generates** the 20-bit **physical address** for memory access.
  - b) **Fetches Instruction** from memory.
  - c) **Transfers data** to and from the **memory and IO**.
  - d) **Supports Pipelining** using the 6-byte instruction queue.

**The main components of the BIU are as follows:**

### **a) SEGMENT REGISTERS:**

#### **1) CS Register**

CS holds the **base** (Segment) **address** for the **Code Segment**.

All programs are stored in the Code Segment.

It is **multiplied by 10H** ( $16_d$ ), to give the **20-bit physical address** of the **Code Segment**.

Eg: If **CS = 4321H** then  $CS \times 10H = 43210H \rightarrow$  Starting address of Code Segment.

CS register cannot be modified by executing any instruction except branch instructions

#### **2) DS Register**

DS holds the **base** (Segment) **address** for the **Data Segment**.

It is **multiplied by 10H** ( $16_d$ ), to give the **20-bit physical address** of the **Data Segment**.

Eg: If **DS = 4321H** then  $DS \times 10H = 43210H \rightarrow$  Starting address of Data Segment.

#### **3) SS Register**

SS holds the **base** (Segment) **address** for the **Stack Segment**.

It is **multiplied by 10H** ( $16_d$ ), to give the **20-bit physical address** of the **Stack Segment**.

Eg: If **SS = 4321H** then  $SS \times 10H = 43210H \rightarrow$  Starting address of Stack Segment.

#### **4) ES Register**

ES holds the **base** (Segment) **address** for the **Extra Segment**.

It is **multiplied by 10H** ( $16_d$ ), to give the **20-bit physical address** of the **Extra Segment**.

Eg: If **ES = 4321H** then  $ES \times 10H = 43210H \rightarrow$  Starting address of Extra Segment.

### **b) Instruction Pointer (IP register)**

It is a **16-bit register**.

It **holds offset of the next instruction in the Code Segment**.



Address of the **next instruction** is calculated as **CS x 10H + IP**.  
IP is **incremented after every instruction byte is fetched**.  
IP gets a new value whenever a branch occurs.

### c) Address Generation Circuit

The BIU has a **Physical Address Generation Circuit**. It generates the 20-bit physical address using Segment and Offset addresses using the formula:

$$\text{Physical address} = \text{Segment Address} \times 10h + \text{Offset Address}$$

**Viva Question: Explain the real procedure to obtain the Physical Address?**

**The Segment address is left shifted by 4 positions, this multiplies the number by 16 (i.e. 10h) and then the offset address is added.**

Eg: If Segment address is 1234h and Offset address is 0005h, then the physical address (12345h) is calculated as follows:  
1234h = (0001 0010 0011 0100)<sub>binary</sub>

Left shift by four positions and we get (0001 0010 0011 0100 0000)<sub>binary</sub> i.e. 12340h

Now add (0000 0000 0000 0101)<sub>binary</sub> i.e. 0005h and we get (0001 0010 0011 0100 0101)<sub>binary</sub> i.e. 12345h.

### d) 6-Byte Pre-Fetch Queue {Pipelining – 4m}

It is a **6-byte FIFO RAM** used to implement **Pipelining**.

Fetching the next instruction while executing the current instruction is called **Pipelining**.

**BIU fetches** the next “**six instruction-bytes**” from the Code Segment and stores it into the queue.  
Execution Unit (EU) removes instructions from the queue and executes them.


**The queue is refilled when atleast two bytes are empty as 8086 has a 16-bit data bus.**

Pipelining **increases the efficiency** of the μP.


Pipelining **fails when a branch** occurs, as the pre-fetched instructions are no longer useful.

Hence as soon as 8086 detects a branch operation, it clears/discards the entire queue. Now, the next six bytes from the new location (branch address) are fetched and stored in the queue and Pipelining continues.

### NON-PIPELINED PROCESSOR EG: 8085



### PIPELINED PROCESSOR EG: 8086





## Execution Unit (EU)

1. It **fetches** instructions from the **Queue in BIU**, **decodes** and **executes them**.
2. It performs **arithmetic**, **logic** and **internal data transfer** operations.
3. It sends request signals to the BIU to access the external module.
4. It **operates w.r.t. T-States** (clock cycles). ☺ For doubts contact Bharat Sir on 98204 08217

**The main components of the EU are as follows:**

### a) General Purpose Registers

8086 has four 16-bit general-purpose registers **AX**, **BX**, **CX** and **DX**. These are **available** to the programmer, for storing values during programs. Each of these can be **divided** into two **8-bit registers** such as AH, AL; BH, BL; etc. Beside their general use, these registers also have some **specific functions**.

#### **AX Register (16-Bits)**

It holds operands and results during **multiplication** and **division** operations.

**All IO data transfers** using IN and OUT instructions use A reg (AL/AH or AX).

It functions as accumulator during **string operations**.

#### **BX Register (16-Bits)**

**Holds the memory address** (offset address), in **Indirect Addressing modes**.

#### **CX Register (16-Bits)**

Holds **count** for instructions like: **Loop**, **Rotate**, **Shift** and **String** Operations.

#### **DX Register (16-Bits)**

It is used with AX to hold **32 bit** values during **Multiplication** and **Division**.

It is used to **hold** the **address** of the **IO Port** in **indirect IO addressing mode**.

### b) Special Purpose Registers

#### **Stack Pointer (SP 16-Bits)**

It holds **offset address** of the **top of the Stack**. **Stack is a set of memory locations operating in LIFO manner. Stack is present in the memory in Stack Segment.**

SP is used with the SS Reg to calculate physical address for the Stack Segment. It used during instructions like PUSH, POP, CALL, RET etc. During PUSH instruction, SP is decremented by 2 and during POP it is incremented by 2.

#### **Base Pointer (BP 16-Bits)**

BP can hold **offset address** of any location in the **stack segment**.

It is used to access random locations of the stack. #Please refer Bharat Sir's Lecture Notes for this ...

#### **Source Index (SI 16-Bits)**

It is normally used to hold the **offset address** for **Data segment** but can also be used for other segments using Segment Overriding. It holds **offset address** of **source data** in Data Seg, during **String Operations**.



### Destination Index (**DI** 16-Bits)

It is normally used to hold the **offset address** for **Extra segment** but can also be used for other segments using Segment Overriding. It holds **offset address of destination** in Extra Seg, during **String Operations**.

### c) ALU (16-Bits)

It has a **16-bit ALU**. It performs 8 and 16-bit arithmetic and logic operations.

### d) Operand Register

It is a 16-bit register used by the control register to hold the operands temporarily.

It is **not available** to the Programmer.

### e) Instruction Register and Instruction Decoder (Present inside the Control Unit)

The **EU** fetches an **opcode** from the **queue** into the **Instruction Register**. The **Instruction Decoder** decodes it and sends the information to the control circuit for execution.

### f) Flag Register (16-Bits)


It has **9 Flags**.

These flags are of two types: **6-Status** (Condition) Flags and **3-Control** Flags.

**Status flags** are affected by the ALU, after every arithmetic or logic operation. They give the **status of the current result**.

The **Control flags** are used to control certain operations.

They are changed by the programmer.





## **STATUS FLAGS**

### **1) Carry flag (CY)**

It is **set** whenever there is a **carry** {or borrow} out of the MSB of a the result (D7 bit for an 8-bit operation D15 bit for a 16-bit operation)

### **2) Parity Flag (PF)**

It is **set** if the result has **even parity**.

### **3) Auxiliary Carry Flag (AC)**

It is **set** if a carry is generated out of the **Lower Nibble**.

It is used only in 8-bit operations like DAA and DAS.

### **4) Zero Flag (ZF)**

It is **set** if the result is **zero**.

### **5) Sign Flag (SF)**

It is **set** if the **MSB** of the result is **1**.

For **signed** operations, such a number is treated as **-ve**.

### **6) Overflow Flag (OF)**

It will be set if the **result of a signed operation** is **too large to fit** in the number of bits available to represent it. It can be **checked using the instruction INTO** (Interrupt on Overflow). #Please refer Bharat Sir's Lecture Notes for this ...

## **CONTROL FLAGS**

### **1) Trap Flag (TF)**

It is used to **set** the Trace Mode i.e. start **Single Stepping Mode**.

Here the  $\mu$ P is **interrupted after every instruction** so that, the **program** can be **debugged**.

### **2) Interrupt Enable Flag (IF)**

It is used to mask (disable) or unmask (enable) the INTR interrupt.


### **3) Direction Flag (DF)**

If this flag is **set**, **SI** and **DI** are in **auto-decrementing** mode in **String Operations**.



## MEMORY BANKING IN 8086

- As 8086 has a 16-bit data bus, it should be able to access 16-bit data **in one cycle**.
- To do so it needs to read from **2 memory locations**, as one memory location carries only one byte. 16-bit data is stored in two consecutive memory locations.
- However, if both these memory locations are in the same memory chip then they cannot be accessed at the same time, as the address bus of the chip cannot contain two address simultaneously.
- Hence, the memory of 8086 is divided into two banks each bank provides 8-bits.
- The division is done in such a manner that any two consecutive locations lie in two different chips. Hence each chip contains alternate locations.
- ∴ One bank contains all even addresses called the "**Even bank**", while the other is called "**Odd bank**" containing all odd addresses. ☺ For doubts contact Bharat Sir on 98204 08217
- Generally for any 16-bit operation, the Even bank provides the lower byte and the ODD bank provides the higher byte. Hence the **Even bank** is also called the **Lower bank** and the **Odd bank** is also called the **Higher bank**.



- Odd Bank**
- Also called as "Higher bank"
  - Address range:

00001H  
00003H  
00005H

⋮

- Selected when **BHE** = 0

- Even Bank**
- Also called as "Lower bank"
  - Address range:

00000H  
00002H  
00004H

⋮


- Selected when **A<sub>0</sub>** = 0

<b>BHE</b>	<b>A<sub>0</sub></b>	<b>OPERATION</b>
0	0	R/W <b>16-bit</b> from both banks
0	1	R/W 8-bit from higher bank
1	0	R/W 8-bit from lower bank
1	1	No Operation (Idle).



## MEMORY BANKING IN 8086

- As 8086 has a 16-bit data bus, it should be able to access 16-bit data **in one cycle**.
- To do so it needs to read from **2 memory locations**, as one memory location carries only one byte. 16-bit data is stored in two consecutive memory locations.
- However, if both these memory locations are in the same memory chip then they cannot be accessed at the same time, as the address bus of the chip cannot contain two address simultaneously.
- Hence, the memory of 8086 is divided into two banks each bank provides 8-bits.
- The division is done in such a manner that any two consecutive locations lie in two different chips. Hence each chip contains alternate locations.
- ∴ One bank contains all even addresses called the "**Even bank**", while the other is called "**Odd bank**" containing all odd addresses. ☺ For doubts contact Bharat Sir on 98204 08217
- Generally for any 16-bit operation, the Even bank provides the lower byte and the ODD bank provides the higher byte. Hence the **Even bank** is also called the **Lower bank** and the **Odd bank** is also called the **Higher bank**.



### Odd Bank

- Also called as "Higher bank"
- Address range:

00001H  
00003H  
00005H

.

FFFFFH

- Selected when **BHE** = 0

### Even Bank

- Also called as "Lower bank"
- Address range:

00000H  
00002H  
00004H

.


FFFFEH

- Selected when **A<sub>0</sub>** = 0

<b>BHE</b>	<b>A<sub>0</sub></b>	<b>OPERATION</b>
0	0	R/W <b>16-bit</b> from both banks
0	1	R/W 8-bit from higher bank
1	0	R/W 8-bit from lower bank
1	1	No Operation (Idle).



## MEMORY SEGMENTATION IN 8086





## **NEED FOR SEGMENTATION / CONCEPT OF SEGMENTATION**

- 1) Segmentation means **dividing** the memory into **logically different parts called segments**.
- 2) 8086 has a **20-bit address bus**, hence it can access  $2^{20}$  Bytes i.e. **1MB** memory.
- 3) But this also means that **Physical address** will now be **20 bit**.
- 4) It is **not possible** to work with a **20 bit address** as it is **not a byte compatible** number.  
(20 bits is two and a half bytes).
- 5) To avoid working with this incompatible number, we **create a virtual model** of the memory.
- 6) Here the memory is **divided into 4 segments**: Code, Stack Data and Extra.
- 7) The **max size** of a segment is **64KB** and the **minimum size is 16 bytes**.
- 8) Now programmer can access each location with a **VIRTUAL ADDRESS**.
- 9) The Virtual Address is a **combination of Segment Address and Offset Address**.
- 10) **Segment Address indicates where the segment is located in the memory (base address)**
- 11) **Offset Address gives the offset of the target location within the segment**.
- 12) Since both, Segment Address and Offset Address are **16 bits each**, they both are **compatible numbers** and can be easily used by the programmer.
- 13) Moreover, **Segment Address is given only in the beginning** of the program, to initialize the segment. Thereafter, we **only give offset address**.
- 14) **Hence we can access 1 MB memory using only a 16 bit offset address for most part of the program. This is the advantage of segmentation.**
- 15) Moreover, dividing Code, stack and Data into different segments, makes the memory **more organized and prevents accidental overwrites** between them.
- 16) The **Maximum Size** of a segment is **64KB because offset addresses are of 16 bits**.  
 $2^{16} = 64\text{KB}$ .
- 17) As max size of a segment is 64KB, programmer can create **multiple Code/Stack/Data segments** till the entire 1 MB is utilized, but **only one of each** type will be **currently active**.
- 18) The physical address is calculated by the microprocessor, using the formula:

**PHYSICAL ADDRESS = SEGMENT ADDRESS X 10H + OFFSET ADDRESS**

- 19) Ex: if Segment Address = 1234H and Offset Address is 0005H then  
Physical Address =  $1234\text{H} \times 10\text{H} + 0005\text{H} = 12345\text{H}$
- 20) This formula automatically ensures that the **minimum size of a segment is 10H bytes**  
(10H = 16 Bytes).



## Code Segment

This segment is used to hold the **program** to be executed.

**Instruction are fetched** from the Code Segment.

**CS** register holds the 16-bit **base** address for this segment.

**IP** register (Instruction Pointer) holds the 16-bit **offset** address.

## Data Segment

This segment is used to hold **general data**.

This segment also holds the **source** operands during **string** operations.

**DS** register holds the 16-bit **base** address for this segment.

**BX** register is used to hold the 16-bit **offset** for this segment.

**SI** register (Source Index) holds the 16-bit **offset** address during String Operations.

## Stack Segment

This segment holds the **Stack** memory, which operates in LIFO manner.

**SS** holds its **Base** address.

**SP** (Stack Pointer) holds the 16-bit **offset** address of the **Top** of the Stack.

**BP** (Base Pointer) holds the 16-bit **offset** address during **Random Access**.

## Extra Segment

This segment is used to hold **general data**

Additionally, this segment is used as the **destination** during **String Operations**.

**ES** holds the **Base** Address.

**DI** holds the **offset** address during string operations.

## Advantages of Segmentation:

- 1) It permits the programmer to access 1MB **using only 16-bit address**.
- 2) Its **divides** the **memory logically** to store Instructions, Data and Stack separately.

## Disadvantage of Segmentation:

- 1) Although the total memory is 16\*64 KB, **at a time only 4\*64 KB memory can be accessed**.



## ADDRESSING MODES OF 8086

8086 provides different addressing modes for Data, Program and Stack Memory.

### ADDRESSING MODES FOR DATA MEMORY {IMP}

#### I IMMEDIATE ADDRESSING MODE

In this mode the **operand** is specified in the **instruction** itself.  
Instructions are **longer** but the **operands** are **easily identified**.

Eg: **MOV CL, 12H** ; Moves 12 immediately into CL register  
**MOV BX, 1234H** ; Moves 1234 immediately into BX register

#### II REGISTER ADDRESSING MODE

In this mode **operands** are specified using **registers**.  
Instructions are **shorter** but **operands cant be identified** by looking at the instruction.

Eg: **MOV CL, DL** ; Moves data of DL register into CL register  
**MOV AX, BX** ; Moves data of BX register into AX register

#### III DIRECT ADDRESSING MODE

In this mode **address** of the operand is directly specified **in the instruction**.  
Here **only** the **offset address is specified**, the segment being indicated by the instruction.

Eg: **MOV CL, [4321H]** ; Moves data from location 4321H in the data  
; segment into CL  
; The physical address is calculated as  
; **DS \* 10H + 4321**  
; Assume DS = 5000H  
; ∴ P A= 50000 + 4321 = 54321H  
; ∴ CL ← [54321H]

Eg: **MOV CX, [4320H]** ; Moves data from location 4320H and 4321H  
; in the data segment into CL and CH resp.



## IV INDIRECT ADDRESSING MODES

### REGISTER INDIRECT ADDRESSING MODE

In this mode the µP uses any of the 2 **base registers** BP, BX or any of the two index registers SI, DI to provide the offset **address** for the data byte.

The segment is indicated by the Base Registers:  
BX -- Data Segment, BP --- Stack Segment

**Eg:** **MOV CL, [BX]** ; Moves a byte from the address pointed by BX in Data  
; Segment into CL.  
; Physical Address calculated as  $DS * 10_H + BX$

Eg: **MOV [BP], CL** ; Moves a byte from CL into the location pointed by BP in  
; Stack Segment.  
; Physical Address calculated as  $SS * 10_H + BP$

### REGISTER RELATIVE ADDRESSING MODE

In this mode the operand address is calculated using one of the **base registers** and a **8-bit** or a **16-bit displacement**.

**Eg:MOV CL, [BX+4]** ; Moves a byte from the address pointed by BX+4 in  
; Data Seg to CL.  
; Physical Address:  $DS * 10_H + BX + 4H$

Eg: **MOV 12H [BP], CL** ; Moves a byte from CL to location pointed by BP+12H in  
; the Stack Seg.  
; Physical Address:  $SS * 10_H + BP + 12H$

### BASE INDEXED ADDRESSING MODE

Here, operand address is calculated as **Base register plus an Index** register.

**Eg: MOV CL, [BX+SI]** ; Moves a byte from the address pointed by BX+SI  
; in Data Segment to CL.  
; Physical Address:  $DS * 10_H + BX + SI$

Eg: **MOV [BP+DI], CL** ; Moves a byte from CL into the address pointed by  
; BP+DI in Stack Segment.  
; Physical Address:  $SS * 10_H + BP + DI$



## **BASE RELATIVE PLUS INDEX ADDRESSING MODE**

In this mode the address of the operand is calculated as **Base register plus Index register plus 8-bit or 16-bit displacement.**

Eg: **MOV CL, [BX+DI+20]** ; Moves a byte from the address pointed by ; BX+SI+20H in Data Segment to CL.  
; Physical Address: DS \* 10<sub>H</sub> + BX + SI+ 20H

Eg: **MOV [BP+SI+2000], CL** ; Moves a byte from CL into the location pointed by ; BP+SI+2000H in Stack Segment.  
; Physical Address: SS \* 10<sub>H</sub> + BP+SI+2000H

## **V IMPLIED ADDRESSING MODE**

In this addressing mode the operands are implied and are hence not specified in the instruction.  
#Please refer Bharat Sir's Lecture Notes for this ...

Eg: **STC** ; Sets the Carry Flag.

Eg: **CLD** ; Clears the Direction Flag.

### ***Important points for understanding addressing modes...***

- 1) Anything given in square brackets will be an Offset Address also called Effective Address.
- 2) MOV instruction by default operates on the Data Segment; unless specified otherwise.
- 3) BX and BP are called Base Registers.  
BX holds Offset Address for Data Segment.  
BP holds Offset Address for Stack Segment.
- 4) SI and DI are called Index Registers
- 5) The Segment to be operated is decided by the Base Register and NOT by the Index Register.



## Data Transfer Instructions

### 1) MOV Destination, Source

Moves a byte/word **from** the **source** to the **destination** specified in the instruction.

*Source: Register, Memory Location, Immediate Number*

*Destination: Register, Memory Location*

Both, source and destination cannot be memory locations.

Eg: **MOV CX, 0037H** ; CX  $\leftarrow$  0037H  
**MOV BL, [4000H]** ; BL  $\leftarrow$  DS:[4000H]  
**MOV AX, BX** ; AX  $\leftarrow$  BX  
**MOV DL, [BX]** ; DL  $\leftarrow$  DS:[BX]  
**MOV DS, BX** ; DS  $\leftarrow$  BX

### 2) PUSH Source

**Push** the **source** (word) **into** the **stack** and decrement the stack pointer by two.

The source MUST be a **WORD (16 bits)**.

*Source: Register, Memory Location*

Eg: **PUSH CX** ; SS:[SP-1]  $\leftarrow$  CH, SS:[SP-2]  $\leftarrow$  CL  
; SP  $\leftarrow$  SP - 2  
**PUSH DS** ; SS:[SP-1, SP-2]  $\leftarrow$  DS  
; SP  $\leftarrow$  SP - 2

### 3) POP Destination

**POP** a **word from** the **stack** into the given **destination** and increment the Stack Pointer by 2. The destination MUST be a **WORD (16 bits)**.

*Destination: Register [EXCEPT CS], Memory Location*

Eg: **POP CX** ; CH  $\leftarrow$  SS:[SP], CL  $\leftarrow$  SS:[SP+1]  
; SP  $\leftarrow$  SP + 2  
**POP DS** ; DS  $\leftarrow$  SS:[SP, SP+1]  
; SP  $\leftarrow$  SP + 2

**Please Note:** **MOV, PUSH, POP** are the ONLY instructions that use the Segment Registers as operands {except CS}.

### 4) PUSHF

**Push** value of **Flag Register** **into stack** and decrement the stack pointer by 2.

Eg: **PUSHF** ; SS:[SP-1]  $\leftarrow$  Flag<sub>H</sub>, SS:[SP-2]  $\leftarrow$  Flag<sub>L</sub>, SP  $\leftarrow$  SP - 2

### 5) POPF

**POP** a **word from** the **stack** **into** the **Flag register**.

Eg: **POPF** ; Flag<sub>L</sub>  $\leftarrow$  SS:[SP], Flag<sub>H</sub>  $\leftarrow$  SS:[SP+1], SP  $\leftarrow$  SP + 2

### 6) XCHG Destination, Source

**Exchanges** a byte/word between the **source and the destination** specified in the instruction.

*Source: Register, Memory Location*

*Destination: Register, Memory Location*

Even here, both operands cannot be memory locations.

Eg: **XCHG CX, BX** ; CX  $\leftrightarrow$  BX  
**XCHG BL, CH** ; BL  $\leftrightarrow$  CH



7) **XLATB / XLAT** (very important)

**Move into AL, the contents of the memory location in Data Segment, whose effective address is formed by the sum of BX and AL.**

Eg: **XLAT**

```
; AL ← DS:[BX + AL]
; i.e. if DS = 1000H; BX = 0200H; AL = 03H
; ∴ 10000 ... DS × 16
; + 0200 ... BX
; + 03 ... AL
; =10203 ∴ AL ← [10203H]
```

Note: the difference between XLAT and XLATB

**In XLATB there is no operand in the instruction.**

E.g.: XLATB

It works in an implied mode and does exactly what is shown above.

**In XLAT, we can specify the name of the look up table in the instruction**

E.g.: XLAT SevenSeg

This will do the translation from the look up table called SevenSeg.

In any case, the base address of the look up table must be given by BX.

8) **LAHF**

**Loads AH with lower byte of the Flag Register.**

9) **SAHF**

**Stores the contents of AH into the lower byte of the Flag Register.**

10) **LEA register, source**

**Loads Effective Address (offset address) of the source into the given register.**

Eg: **LEA BX, Total** ; BX ← offset address of Total in Data Segment.

11) **LDS destination register, source**

**Loads the destination register and DS register with offset address and segment address specified by the source.**

Eg: **LDS BX, Total** ; BX ← {DS:[Total], DS:[Total + 1]},  
; DS ← {DS: [Total + 2], DS:[Total + 3]}

12) **LES destination register, source**

**Loads the destination register and ES register with the offset address and the segment address indirectly specified by the source.**

Eg: **LES BX, Total** ; BX ← {DS:[Total], DS:[Total + 1]},  
; ES ← {DS: [Total + 2], DS:[Total + 3]}



## **I/O ADDRESSING MODES OF 8086** (5m – Important Question)

I/O addresses in 8086 can be either 8-bit or 16-bit

### **Direct Addressing Mode:**

If we use **8-bit I/O address** we get a **range of 00H... FFH**.

This gives a total of **256 I/O ports**.

Here we use Direct addressing Mode, that is, the **I/O address is specified in the instruction**.

**E.g.: IN AL, 80H ; AL gets data from I/O port address 80H.**

This is also called **Fixed Port Addressing**.

### **Indirect Addressing Mode:**

If we use **16-bit I/O address** we get a **range of 0000H... FFFFH**.

This gives a total of **65536 I/O ports**.

Here we use Indirect addressing Mode, that is, the **I/O address is specified by DX register**.

**E.g.: MOV DX, 2000H  
IN AL, DX ; AL gets data from I/O port address 2000H given by DX.**

This is also called **Variable Port Addressing**.

### **13) IN destination register, source port**

**Loads the destination register with** the contents of the **I/O port** specified by the source.

**Source:** It is an I/O port address.

If the address is 8-bit it will be given in the instruction by **Direct addressing mode**.

If it is a 16 bit address it will be given by DX register using **Indirect addressing mode**.

**Destination:** It has to be some form of "A" register, in which we will get data from the I/O device.

If we are getting 8-bit data, it will be AL or AH register.

If we are getting 16-bit data, it will be AX register.

**Eg: IN AL, 80H ; AL gets 8-bit data from I/O port address 80H  
IN AX, 80H ; AX gets 16-bit data from I/O port address 80H  
IN AL, DX ; AL gets 8-bit data from I/O port address given by DX.  
IN AX, DX ; AX gets 16-bit data from I/O port address given by DX.**

### **14) OUT destination port, source register**

**Loads the destination I/O port with** the contents of the source register.

**Eg: OUT 80H, AL ; I/O port 80H gets 8-bit data from AL  
OUT 80H, AX ; I/O port 80H gets 16-bit data from AX  
OUT DX, AL ; I/O port whose address is given by DX gets 8-bit data from AL  
OUT DX, AX ; I/O port whose address is given by DX gets 16-bit data from AX**



## Arithmetic Instructions

### 1) ADD/ADC destination, source

**Adds the source to the destination** and stores the **result** back in the **destination**.

*Source:* Register, Memory Location, Immediate Number

*Destination:* Register

Both, source and destination have to be of the same size.

ADC also adds the carry into the result.

Eg: <b>ADD AL, 25H</b>	; $AL \leftarrow AL + 25H$
<b>ADD BL, CL</b>	; $BL \leftarrow BL + CL$
<b>ADD BX, CX</b>	; $BX \leftarrow BX + CX$
<b>ADC BX, CX</b>	; $BX \leftarrow BX + CX + \text{Carry Flag}$

### 2) SUB/SBB destination, source

It is similar to ADD/ADC except that it does subtraction.

### 3) INC destination

**Adds "1" to the specified destination.**

*Destination:* Register, Memory Location

Note: Carry Flag is NOT affected.

Eg: <b>INC AX</b>	; $AX \leftarrow AX + 1$
<b>INC BL</b>	; $BL \leftarrow BL + 1$
<b>INC BYTE PTR [BX]</b>	; Increment the <b>byte</b> pointed by BX in the Data Segment ; i.e. $DS:[BX] \leftarrow DS:[BX] + 1$
<b>INC WORD PTR [BX]</b>	; Increment <b>word</b> pointed by BX in the Data Segment ; $\{DS:[BX], DS:[BX+1]\} \leftarrow \{DS:[BX], DS:[BX+1]\} + 1$

### 4) DEC destination

It is similar to INC. Here also Carry Flag is NOT affected.

### 5) MUL source(unsigned 8/16-bit register)

If the **source** is **8-bit**, it is **multiplied with AL** and the **result** is stored in **AX** (AH-higher byte, AL-lower byte)

If the **source** is **16-bit**, it is **multiplied with AX** and the **result** is stored in **DX-AX** (DX-higher byte, AX-lower byte)

*Source:* Register, Memory Location

MUL affects AF, PF, SF and ZF.

Eg: <b>MUL BL</b>	; $AX \leftarrow AL \times BL$
<b>MUL BX</b>	; $DX-AX \leftarrow AX \times BX$
<b>MUL BYTE PTR [BX]</b>	; $AX \leftarrow AL \times DS:[BX]$

### 6) IMUL source(signed 8/16-bit register)

Same as MUL except that the source is a SIGNED number.

### 7) DIV source(unsigned 8/16-bit register – divisor)

This instruction is used for **UNSIGNED** division.

Divides a **WORD by a BYTE**, OR a **DOUBLE WORD by a WORD**.

If the **divisor** is **8-bit** then the **dividend is in AX** register.

After division, the **quotient is in AL** and the **Remainder in AH**.

If the **divisor** is **16-bit** then the **dividend is in DX-AX** registers.

After division, the **quotient is in AX** and the **Remainder in DX**.



Source: Register, Memory Location ☺ For doubts contact Bharat Sir on 98204 08217

**ALL flags** are **undefined** after DIV instruction.

Eg: **DIV BL** ;  $AX \div BL :- AL \leftarrow \text{Quotient}; AH \leftarrow \text{Remainder}$   
**DIV BX** ;  $\{DX, AX\} \div BX :- AX \leftarrow \text{Quotient}; DX \leftarrow \text{Remainder}$

**Please Note:** If the divisor is 0 or the result is too large to fit in AL (or AX for 16-bit divisor), then 8086 does a Type 0 interrupt (Divide Error).

- 8) IDIV source(signed) 8/16-bit register – divisor**  
Same as DIV except that it is used for **SIGNED** division.

**9) NEG destination**

This instruction forms the **2's complement** of the destination, and stores it back in the destination.

*Destination:* Register, Memory Location

**ALL condition flags** are **updated**.

Eg: **Assume** AL= 0011 0101 = 35 H then  
**NEG AL** ;  $AL \leftarrow 1100 1011 = CBH$ . i.e.  $AL \leftarrow \text{2's Complement (AL)}$

**10) CMP destination, source**

This instruction **compares the source with the destination**.

The source and the destination must be of the same size.

Comparison is **done by internally SUBTRACTING** the **SOURCE form DESTINATION**.

The result of this subtraction is NOT stored anywhere, instead the Flag bits are affected.

*Source:* Register, Memory Location, Immediate Value

*Destination:* Register, Memory Location

**ALL condition flags** are **updated**.

Eg: **CMP BL, 55H** ;  $BL$  compared with  $55H$  i.e.  $BL - 55H$ .  
**CMP CX, BX** ;  $CX$  compared with  $BX$  i.e.  $CX - BX$ .

**11) CBW [Convert signed BYTE to signed WORD]**

This instruction **copies sign of** the byte in **AL** **into** all the bits of **AH**.

AH is then called *sign extension of AL*.

**No Flags affected.**

**Eg: Assume**

AX = XXXX XXXX **1001 0001**

Then **CBW** gives

AX = **1111 1111 1001 0001**

**12) CWD [Convert signed WORD to signed DOUBLE WORD]**

This instruction **copies sign of** the **WORD** in **AX** **into** all the bits of **DX**.

DX is then called *sign extension of AX*.

**No Flags affected.**

**Eg: Assume**

AX = **1000 0000 1001 0001**

DX = XXXX XXXX XXXX XXXX

Then **CWD** gives

AX = **1000 0000 1001 0001**

DX = **1111 1111 1111 1111**

Note: Both CBW and CWD are used for Signed Numbers.



## Decimal Adjust Instructions

### **13) DAA [Decimal Adjust for Addition]**

It makes the **result** in **packed BCD** form **after BCD addition** is performed.

It works **ONLY** on **AL** register.

**All Flags are updated; OF becomes undefined** after this instruction.

**For AL register ONLY**

**If  $D_3 - D_0 > 9$  OR Auxiliary Carry Flag is set => ADD 06H to AL.**

**If  $D_7 - D_4 > 9$  OR Carry Flag is set => ADD 60H to AL.**

**Assume** AL = 14H

CL = 28H

Then **ADD AL, CL** gives

AL = 3CH

Now **DAA** gives

AL = 42 (06 is added to AL as C > 9)

If you notice,  $(14)_{10} + (28)_{10} = (42)_{10}$

### **14) DAS [Decimal Adjust for Subtraction]**

It makes the **result** in **packed BCD** form **after BCD subtraction** is performed.

It works **ONLY** on **AL** register.

**All Flags are updated; OF becomes undefined** after this instruction.

**For AL register ONLY**

**If  $D_3 - D_0 > 9$  OR Auxiliary Carry Flag is set => Subtract 06H from AL.**

**If  $D_7 - D_4 > 9$  OR Carry Flag is set => Subtract 60H from AL.**

**Assume** AL = 86H

CL = 57H

Then **SUB AL, CL** gives

AL = 2FH

Now **DAS** gives

AL = 29 (06 is subtracted from AL as F > 9)

If you notice,  $(86)_{10} - (57)_{10} = (29)_{10}$

## ASCII Adjust Instructions (for the AX register ONLY)

### **15) AAA [ASCII Adjust for Addition]**

It makes the **result** in **unpacked BCD** form.

In **ASCII** Codes, **0 ... 9** are represented as **30 ... 39**.

When we **add ASCII Codes**, we need to **mask the higher byte** (Eg: 3 of 39).

This can be **avoided** if we **use AAA instruction after the addition** is performed.

**AAA updates** the **AF** and the **CF**; But **OF, PF, SF, ZF** are **undefined** after the instruction.

**Eg: Assume**

AL = 0011 0100 ... ASCII 4.

CL = 0011 1000 ... ASCII 8.

Then **ADD AL, CL** gives

AL = 01101100

i.e. AL = 6CH ... it is the Incorrect temporary Result



Now **AAA** gives

AL = 0000 0010 ... Unpacked BCD for 2.  
Carry = 1 ... this indicates that the answer is 12.

#### **16) AAS [ASCII Adjust for Subtraction]**

It makes the **result in unpacked BCD form**.

In **ASCII** Codes, **0 ... 9** are represented as **30 ... 39**.

When we **subtract ASCII Codes**, we need to **mask the higher byte** (Eg: 3 of 39).

This can be **avoided** if we **use AAS instruction after the subtraction** is performed.

**AAS updates** the **AF** and the **CF**; But **OF, PF, SF, ZF** are **undefined** after the instruction.

**Eg: Assume**

AL = 0011 1001 ... ASCII 9.  
CL = 0011 0101 ... ASCII 5.

Then **SUB AL, CL** gives

AL = 0000 0100

i.e. AL = 04H

Now **AAS** gives

AL = 0000 0100 ... Unpacked BCD for 4.  
Carry = 0 ... this indicates that the answer is 04.

#### **17) AAM [BCD Adjust After Multiplication]**

Before we multiply two ASCII digits, we mask their upper 4 bits.

Thus we have two unpacked BCD operands.

After the two unpacked BCD operands are multiplied, the AAM instruction converts this result into unpacked BCD form in the AX register.

**AAS updates PF, SF ZF; But OF, AF, CF are undefined** after the instruction.

**Eg: Assume**

AL = 0000 1001 ... unpacked BCD 9.  
CL = 0000 0101 ... unpacked BCD 5.

Then **MUL CL** gives

AX = 0000 0000 0010 1101 = 002DH.

Now **AAM** gives

AX = 0000 0100 0000 0101 = 0405H.  
*This is 45 in the unpacked BCD form.*

#### **18) AAD [Binary Adjust before Division]**

This instruction converts the unpacked BCD digits in AH and AL into a Packed BCD in AL.

**AAD updates PF, SF ZF; But OF, AF, CF are undefined** after the instruction.

**Eg: Assume**

CL = 07H.  
AH = 04.  
AL = 03.  
. . . AX = 0403H ... unpacked BCD for  $(43)_{10}$

Then  gives

AX = 002BH ... i.e.  $(43)_{10}$

Now **DIV CL** gives (divide AX by unpacked BCD in CL)

AL = Quotient = 06 ... unpacked BCD  
AH = Remainder = 01 ... unpacked BCD



## **LOGICAL INSTRUCTIONS [BIT MANIPULATION INSTRUCTIONS]**

### **1) NOT destination**

This instruction forms the **1's complement** of the destination, and stores it back in the destination.

*Destination:* Register, Memory Location. **No Flags affected.**

Eg: **Assume** AL= 0011 0101

**NOT AL** ;  $AL \leftarrow 1100\ 1010 \dots$  i.e.  $AL = 1's\ Complement\ (AL)$

### **2) AND destination, source**

This instruction **logically ANDs** the source with the destination and stores the **result in the destination**. Source and destination have to be of the same size.

*Source:* Register, Memory Location, Immediate Value

*Destination:* Register, Memory Location

**PF, SF, ZF affected; CF, OF  $\leftarrow 0$ ; AF becomes undefined.**

Eg: **AND BL, CL** ;  $BL \leftarrow BL\ AND\ CL$

### **3) OR destination, source**

This instruction **logically Ors** the source with the destination and stores the **result in the destination**. Source and destination have to be of the same size.

*Source:* Register, Memory Location, Immediate Value

*Destination:* Register, Memory Location

**PF, SF, ZF affected; CF, OF  $\leftarrow 0$ ; AF becomes undefined.**

Eg: **OR BL, CL** ;  $BL \leftarrow BL\ OR\ CL$

### **4) XOR destination, source**

This instruction **logically X-Ors** the source with the destination and stores the **result in the destination**. Source and destination have to be of the same size.

*Source:* Register, Memory Location, Immediate Value

*Destination:* Register, Memory Location

**PF, SF, ZF affected; CF, OF  $\leftarrow 0$ ; AF becomes undefined.**

Eg: **XOR BL, CL** ;  $BL \leftarrow BL\ XOR\ CL$

### **5) TEST destination, source**

This instruction **logically ANDs** the source with the destination **BUT** the **RESULT is NOT STORED ANYWHERE. ONLY the FLAG bits are AFFECTED.**

*Source:* Register, Memory Location, Immediate Value

*Destination:* Register, Memory Location

**PF, SF, ZF affected; CF, OF  $\leftarrow 0$ ; AF becomes undefined.**

Eg: **TEST BL, CL** ;  $BL\ AND\ CL$ ; result not stored; Flags affected.

*Note:* Don't forget this instruction because it will be used later in **multiprocessor systems!**



## SHIFT INSTRUCTIONS

### 1) SAL/SHL destination, count

**LEFT-Shifts** the bits of destination.  
**MSB shifted into the CARRY.**  
**LSB gets a 0.**

Bits are shifted 'count' number of times.

If count = 1, it is directly specified in the instruction.

If count > 1, it has to be given using CL Register.


*Destination:* Register, Memory Location. #Please refer Bharat Sir's Lecture Notes for this ...

Eg: **SAL BL, 1** ; Left-Shift BL bits, once.


#### Assume:

**Before Operation:** BL = 0011 0011 and CF = 1

**Carry**                                   **Destination**



**After Operation:** BL = 0110 0110 and CF = 0



More examples:

**MOV CL, 05H** ; Load number of shifts in CL register.  
**SAL BL, CL** ; Left-Shift BL bits CL (5) number of times.

### 2) SHR destination, count

**RIGHT-Shifts** the bits of destination.  
**MSB gets a 0** (∴ Sign is lost).  
**LSB shifted into the CARRY.**

Bits are shifted 'count' number of times.

If count is 1, it is directly specified in the instruction.


If count > 1, it has to be given using CL register.

Eg: **SHR BL, 1** ; Right-Shift BL bits, once.




**Assume:**

**Before Operation: BL = 0011 0011 and CF = 0**



**After Operation: BL = 00011 1001 and CF = 1**



**3) SAR destination, count**

**RIGHT-Shifts** the bits of destination.

**MSB placed in MSB itself** (∴ Sign is preserved).

**LSB shifted into the CARRY.**

Bits are shifted 'count' number of times.

If count is 1, it is directly specified in the instruction.


If count > 1 it has to be given using CL register. ☺ For doubts contact Bharat Sir on 98204 08217

*Destination: Register, Memory Location*


Eg: **SAR BL, 1** ; Right-Shift BL bits, once.

**Assume:**

**Before Operation: BL = 0011 0011 and CF = 0**



**After Operation: BL = 00011 1001 and CF = 1**





## ROTATE INSTRUCTIONS

### 1) ROL destination, count

**LEFT-Shifts** the bits of destination.

**MSB shifted into the CARRY.**

**MSB also goes to LSB.**

Bits are shifted 'count' number of times.


If count = 1, it is directly specified in the instruction.

If count > 1, it has to be loaded in the CL register, and CL gives the count in the instruction.

*Destination:* Register, Memory Location

Eg: **ROL BL, 1** ; Left-Shift BL bits once.

**Carry** **Destination**



More examples:

**MOV CL, 05H** ; Load number of shifts in CL register.

**ROL BL, CL** ; Left-Shift BL bits CL (5) number of times.

### 2) ROR destination, count

**RIGHT-Shifts** the bits of destination.

**LSB shifted into the CARRY.**

**LSB also goes to MSB.**

Bits are shifted 'count' number of times.


If count = 1, it is directly specified in the instruction.

If count > 1, it has to be loaded in the CL register, and CL gives the count in the instruction.

Eg:

**ROR BL, 1** ; Right-Shift BL bits once.

**Carry** **Destination**





### 3) RCL destination, count

**LEFT-Shifts** the bits of destination.

**MSB shifted into** the Carry Flag (**CF**).

**CF goes to LSB.**


Bits are shifted 'count' number of times.

If count = 1, it is directly specified in the instruction.

If count > 1, it has to be loaded in the CL register, and CL is specified as the count in the instruction.

*Destination:* Register, Memory Location

Eg: **RCL BL, 1** ; Left-Shift BL bits once.



### 4) RCR destination, count

**RIGHT-Shifts** the bits of destination.

**LSB shifted into** the **CF**.

**CF goes to MSB.**

Bits are shifted 'count' number of times.


If count = 1, it is directly specified in the instruction.

If count > 1, it has to be loaded in the CL register, and CL is specified as the count in the instruction.

*Destination:* Register, Memory Location

Eg:

**RCR BL, 1** ; Right-Shift BL bits once.



More examples:

**MOV CL, 05H** ; Load number of shifts in CL register.

**RCR BL, CL** ; Right-Shift BL bits CL (5) number of times.



## PROGRAM EXECUTION AND TRANSFER INSTRUCTIONS

These instructions cause a branch in the program sequence.

There are 2 main types of branching:

- Near branch
- Far Branch

### i. Near Branch

This is an **Intra-Segment Branch** i.e. the branch is to a new location within the current segment only.

Thus, **only** the value of **IP needs to be changed**.

If the Near Branch is in the **range of -128 to 127**, then it is called as a **Short Branch**.

### ii. Far Branch

This is an **Inter-Segment Branch** i.e. the branch is to a new location in a different segment.

Thus, the values of **CS and IP need to be changed**.

**JMP** (Unconditional Jump)

### INTRA-Segment (NEAR) JUMP

The Jump address is specified in two ways:

#### 1) **INTRA-Segment Direct Jump**

The new Branch location is specified directly in the instruction

The new address is calculated by **adding** the 8 or 16-bit **displacement** to the IP.

The CS does not change.

A +ve displacement means that the Jump is ahead (forward) in the program.

A -ve displacement means that the Jump is behind (backward) in the program.

It is also called as *Relative Jump*.

Eg: **JMP Prev** ; IP  $\leftarrow$  offset address of "Prev".

**JMP Next** ; IP  $\leftarrow$  offset address of "Next".

#### 2) **INTRA-Segment Indirect Jump**

The New Branch address is specified indirectly through a **register** or a **memory location**.

The value in the IP is **replaced** with the new value.

The CS does not change.

Eg: **JMP WORD PTR [BX]** ; IP  $\leftarrow \{DS:[BX], DS: [BX+1]\}$

### INTER-Segment (FAR) JUMP

The Jump address is specified in two ways:

#### 3) **INTER-Segment Direct Jump**

The new Branch location is **specified directly** in the instruction

Both **CS and IP get new values**, as this is an inter-segment jump.

Eg: **Assume NextSeg** is a label pointing to an instruction in a **different segment**.

**JMP NextSeg** ; CS and IP get the value from the label NextSeg.

#### 4) **INTER-Segment Indirect Jump**

The new Branch location is **specified indirectly** through a **register** or a **memory location**.

Both **CS and IP get new values**, as this is an inter-segment jump.

Eg: **JMP DWORD PTR [BX]** ; IP  $\leftarrow \{DS:[BX], DS: [BX+1]\},$

; CS  $\leftarrow \{DS:[BX+2], DS:[BX+3]\}$



## **JCondition** (Conditional Jump)

This is a conditional branch instruction.

**If condition is TRUE, then it is similar to an INTRA-Segment Direct Jump.**

If condition is FALSE, then branch does not take place and the next sequential instruction is executed.

The destination must be in the range of -128 to 127 from the address of the instruction (i.e. **ONLY SHORT Jump**).

Eg: **JNC Next** ; *Jump to Next If Carry Flag is not set (CF = 0).*

The various conditional jump instructions are as follows:

Mnemonic	Description	Jump Condition
<b>Common Operations</b>		
JC	Carry	<b>CF = 1</b>
JNC	Not Carry	CF = 0
JE/JZ	Equal or Zero	<b>ZF = 1</b>
JNE/JNZ	Not Equal or Not Zero	ZF = 0
JP/JPE	Parity or Parity Even	<b>PF = 1</b>
JNP/JPO	Not Parity or Parity Odd	PF = 0
<b>Signed Operations</b>		
JO	Overflow	<b>OF = 1</b>
JNO	Not Overflow	OF = 0
JS	Sign	<b>SF = 1</b>
JNS	Not Sign	SF = 0
JL/JNGE	Less	<b>(SF Ex-Or OF) = 1</b>
JGE/JNL	Greater or Equal	<b>(SF Ex-Or OF) = 0</b>
JLE/JNG	Less or Equal	<b>((SF Ex-Or OF) + ZF) = 1</b>
JG/JNLE	Greater	<b>((SF Ex-Or OF) + ZF) = 0</b>
<b>Unsigned Operations</b>		
JB/JNAE	Below	<b>CF = 1</b>
JAE/JNB	Above or Equal	CF = 0
JBE/JNA	Below or Equal	<b>(CF Ex-Or ZF) = 1</b>
JA/JNBE	Above	<b>(CF Ex-Or ZF) = 0</b>

## **CALL** (Unconditional CALL)

CALL is an instruction that transfers the program control to a sub-routine, with the intention of coming back to the main program.

Thus, in CALL 8086 **saves the address of the next instruction into the stack** before branching to the sub-routine.

At the end of the subroutine, control transfers back to the main program using the return address from the stack.

There are two types of CALL: Near CALL and Far CALL.

### **INTRA-Segment (NEAR) CALL**

The **new subroutine** called must be **in the same segment** (hence intra-segment).

The CALL **address** can be **specified directly** in the instruction **OR indirectly** through Registers or Memory Locations.

The following sequence is executed for a NEAR CALL:

- i. 8086 will **PUSH Current IP** into the Stack.
- ii. **Decrement SP by 2**.
- iii. **New value loaded into IP**.



iv. **Control transferred** to a subroutine within the same segment.

**Eg:** **CALL subAdd** ; {SS:[SP-1], SS:[SP-2]}  $\leftarrow$  IP, SP  $\leftarrow$  SP - 2,  
; IP  $\leftarrow$  New Offset Address of subAdd.

### **INTER-Segment (FAR) CALL**

The **new subroutine** called is in **another segment** (hence inter-segment).

**Here CS and IP both get new values.**

The CALL address can be specified directly OR through Registers or Memory Locations.

The following sequence is executed for a Far CALL:

- i. **PUSH CS** into the Stack.
- ii. **Decrement SP** by 2.
- iii. **PUSH IP** into the Stack.
- iv. **Decrement SP** by 2.
- v. **Load CS** with new segment address.
- vi. **Load IP** with new offset address.
- vii. **Control transferred** to a subroutine in the new segment.

**Eg:** **CALL subAdd** ; {SS:[SP-1], SS:[SP-2]}  $\leftarrow$  CS, SP  $\leftarrow$  SP - 2,  
; {SS:[SP-1], SS:[SP-2]}  $\leftarrow$  CS, SP  $\leftarrow$  SP - 2,  
; CS  $\leftarrow$  New Segment Address of subAdd,  
; IP  $\leftarrow$  New Offset Address of subAdd.

There is **NO PROVISION** for Conditional CALL.

## **RET --- Return instruction**

RET instruction causes the control to return to the main program from the subroutine.

### **Intrasegment-RET**

<b>Eg:</b> <b>RET</b>	; IP $\leftarrow$ SS:[SP], SS:[SP+1]
	; SP $\leftarrow$ SP + 2
<b>RET n</b>	; IP $\leftarrow$ SS:[SP], SS:[SP+1]
	; SP $\leftarrow$ SP + 2 + n

### **Intersegment-RET**

<b>Eg:</b> <b>RET</b>	; IP $\leftarrow$ SS:[SP], SS:[SP+1]
	; CS $\leftarrow$ SS:[SP+2], SS:[SP+3]
	; SP $\leftarrow$ SP + 4
<b>RET n</b>	; IP $\leftarrow$ SS:[SP], SS:[SP+1]
	; CS $\leftarrow$ SS:[SP+2], SS:[SP+3]
	; SP $\leftarrow$ SP + 4 + n

**Please Note:** The programmer writes the intra-seg and Inter-seg RET instructions in the same way. It is the assembler, which distinguishes between the two and puts the right opcode.

#Please refer Bharat Sir's Lecture Notes for this ...



### Differentiate between

	<b>JMP INSTRUCTION</b>	<b>CALL INSTRUCTION</b>
1	JMP instruction is used to <b>jump to a new location</b> in the program and continue	Call instruction is used to <b>invoke a subroutine, execute it and then return</b> to the main program.
2	A jump simply <b>puts the branch address into IP</b> .	A call <b>first stores the return address into the stack</b> and then loads the branch address into IP.
3	In 8086 Jumps can be either <b>unconditional or conditional</b> .	In 8086, Calls are only <b>unconditional</b> .
4	Does <b>not use the stack</b>	<b>Uses the stack</b>
5	Does <b>not need a RET</b> instruction.	<b>Needs a RET</b> instruction to return back to main program.

### Differentiate between

	<b>PROCEDURE (FUNCTION)</b>	<b>MACRO</b>
1	A procedure (Subroutine/ Function) is a set of instruction needed repeatedly by the program. It is <b>stored as a subroutine and invoked from several places by the main program</b> .	A Macro is similar to a procedure but is not invoked by the main program. Instead, the <b>Macro code is pasted into the main program wherever the macro name is written in the main program</b> .
2	A subroutine is <b>invoked by a CALL</b> instruction and control returns by a RET instruction.	A Macro is simply accessed by <b>writing its name</b> . The entire macro code is pasted at the location by the assembler.
3	<b>Reduces the size</b> of the program	<b>Increases the size</b> of the program
4	<b>Executes slower</b> as time is wasted to push and pop the return address in the stack.	<b>Executes faster</b> as return address is not needed to be stored into the stack, hence push and pop is not needed.
5	<b>Depends on the stack</b>	<b>Does not depend on the stack</b>



## Type 1) Iteration Control Instructions

These instructions **cause** a series of **instructions to be executed repeatedly**.

The **number of iterations** is loaded **in CX register**.

**CX is decremented by 1**, after every iteration. Iterations occur **until CX = 0**.

The **maximum difference between the address** of the instruction and the address of the Jump **can be 127**.

### 1) LOOP Label

Jump to specified label if CX not equal to 0; and decrement CX.

Eg:      **MOV CX, 40H**

**BACK: MOV AL, BL**  
              **ADD AL, BL**

⋮

**MOV BL, AL**  
        **LOOP BACK**

; Do CX ← CX – 1.  
; Go to BACK if CX not equal to 0.

### 2) LOOPE/LOOPZ Label (Loop on Equal / Loop on Zero)

Same as above except that looping occurs ONLY if Zero Flag is set (i.e. ZF = 1)

Eg:      **MOV CX, 40H**

**BACK: MOV AL, BL**  
              **ADD AL, BL**

⋮

**MOV BL, AL**  
        **LOOPZ BACK**

; Do CX ← CX – 1.  
; Go to BACK if CX not equal to 0 and ZF = 1.

### 3) LOOPNE/LOOPNZ Label (Loop on NOT Equal / Loop on NO Zero)

Same as above except that looping occurs ONLY if Zero Flag is reset (i.e. ZF = 0)

Eg:      **MOV CX, 40H**

**BACK: MOV AL, BL**  
              **ADD AL, BL**

⋮

**MOV BL, AL**  
        **LOOPZ BACK**

; Do CX ← CX – 1.  
; Go to BACK if CX not equal to 0 and ZF = 0.



Type 5)

## **String Instructions of 8086 (Very Important ≈ 10m)**

A **String** is a **series of bytes** stored sequentially in the memory. String Instructions operate on such "Strings".

The **Source String is at a location pointed by SI in the Data Segment.**

The **Destination String is at a location pointed by DI in the Extra Segment.**

The Count for String operations is always given by CX.

Since CX is a 16-bit register we can transfer max 64 KB using a string instruction.

**SI and/or DI are incremented/decremented** after each operation depending upon the direction flag "DF" in the flag register.

If **DF = 0**, it is **auto increment**. This is done by **CLD instruction**.

If **DF = 1**, it is **auto decrement**. This is done by **STD instruction**.

### **1) MOVS: MOVSB/MOVSW (Move String)**

It is used to **transfer** a word/byte **from data segment to extra segment**.

The offset of the source in data segment is in SI.

The offset of the destination in extra segment is in DI.

SI and DI are incremented / decremented depending upon the direction flag.

Eg:      **MOVSB** ; *ES:[DI] ← DS:[SI] ... byte transfer*  
; *SI ← SI ± 1 ... depending upon DF*  
; *DI ← DI ± 1 ... depending upon DF*

**MOVSW** ; *{ES:[DI], ES:[DI + 1]} ← {DS:[SI], DS:[SI + 1]}*  
; *SI ← SI ± 2*  
; *DI ← DI ± 2*

### **2) LODS: LODSB/LODSW (Load String)**

It is used to **Load AL** (or AX) register with a byte (or word) **from data segment**.

The offset of the source in data segment is in SI.

SI is incremented / decremented depending upon the direction flag (DF).

Eg:      **LODSB** ; *AL ← DS:[SI] ... byte transfer*  
; *SI ← SI ± 1 ... depending upon DF*

**LODSW** ; *AL ← DS:[SI]; AH ← DS:[SI + 1]*  
; *SI ← SI ± 2*



### 3) **STOS: STOSB/STOSW** (*Store String*)

It is used to **Store AL** (or AX) **into** a byte (or word) in the **extra segment**.

The offset of the source in extra segment is in DI.

DI is incremented / decremented depending upon the direction flag (DF).

Eg:      **STOSB**                          ; *ES:[DI] ← AL ... byte transfer*  
    ; *DI ← DI ± 1 ... depending upon DF*

**STOSW**                          ; *ES:[DI] ← AL; ES:[DI+1] ← AH ... word transfer*  
    ; *DI ← DI ± 2 ... depending upon DF*

### 4) **CMPS: CPMSB/CMPSW** (*Compare String*)

It is used to **compare** a **byte** (or word) **in** the **data segment with** a **byte** (or word) **in** the **extra segment**.

The offset of the byte (or word) in data segment is in SI. The offset of the byte (or word) in extra segment is in DI.

SI and DI are incremented / decremented depending upon the direction flag.

Comparison is done by subtracting the byte (or word) from extra segment from the byte (or word) from Data segment.

The Flag bits are affected, but the result is not stored anywhere.

Eg : **CMPSB**                          ; *Compare DS:[SI] with ES:[DI] ... byte operation*  
    ; *SI ← SI ± 1 ... depending upon DF*  
    ; *DI ← DI ± 1 ... depending upon DF*

**CMPSW**                          ; *Compare {DS:[SI], DS:[SI+1]}*  
    ; *with {ES:[DI], ES:[DI+1]}*  
    ; *SI ← SI ± 2 ... depending upon DF*  
    ; *DI ← DI ± 2 ... depending upon DF*

### 5) **SCAS: SCASB/SCASW** (*Scan String*)

It is used to **compare** the contents of **AL** (or AX) **with** a **byte** (or word) **in** the **extra segment**.

The offset of the byte (or word) in extra segment is in DI.

DI is incremented / decremented depending upon the direction flag (DF). Comparison is done by subtracting a byte (or word) from extra segment from AL (or AX). The Flag bits are affected, but the result is not stored anywhere.

Eg: **SCASB**                          ; *Compare AL with ES:[DI] ... byte operation*  
    ; *DI ← DI ± 1 ... depending upon DF*

**SCASW**                          ; *Compare {AX} with {ES:[DI], ES:[DI+1]}*  
    ; *DI ← DI ± 1 ... depending upon DF*



## **REP (Repeat prefix used for string instructions)**

This is an **instruction prefix**, which can be used in string instructions.

It can be **used with string instructions only**.

It **causes** the **instruction** to be **repeated CX number** of times.

**After each execution**, the **SI** and **DI** registers are **incremented/decremented** based on the **DF** (Direction Flag) in the Flag register **and CX is decremented**.

i.e. **DF = 1; SI, DI decrements.** #Please refer Bharat Sir's Lecture Notes for this ...

Thus, it is important that before we use the REP instruction prefix the following steps must be carried out:

**CX must be initialized** to the Count value. If **auto decrementing** is required, **DF** must be **set using STD instruction else cleared** using **CLD** instruction.

**EG:**      **MOV CX, 0023H**  
                **CLD**  
                **REP MOVSB**

The above section of a program will cause the following string operation

$ES:[DI] \leftarrow DS:[SI]$ ,  $SI \leftarrow SI + 1$ ,  $DI \leftarrow DI + 1$ ,  $CX \leftarrow CX - 1$   
to be executed 23H times (as CX = 23H) in auto incrementing mode (as DF is cleared).

### **6) REPZ/REPE (Repeat on Zero/Equal)**

It is a conditional repeat instruction prefix. It behaves the same as a REP instruction **provided** the Zero Flag is set (i.e. **ZF = 1**). It is used with CMPS instruction.

☺ For doubts contact Bharat Sir on 98204 08217

### **7) REPNZ/REPNE (Repeat on No Zero/Not Equal)**

It is a conditional repeat instruction prefix. It behaves the same as a REP instruction **provided** the Zero Flag is reset (i.e. **ZF = 0**). It is used with SCAS instruction.

**Please Note:** 8086 instruction set has only 3 instruction prefixes :

- 1) ESC (to identify 8087 instructions)**
- 2) LOCK (to lock the system bus during an instruction)**
- 3) REP (to repeatedly execute string instructions)**

For a question on instruction prefixes (asked repeatedly), explain the above in detail.



## 8086 PROGRAMMING

**Q 1) WAP to ADD two 16 bit numbers.**

Operands and the result should be in the data segment.

```
Data SEGMENT          // Starts a segment by the name Data

    A      DW      1234H    // Declares A as 16-bits with value 1234H
    B      DW      5140H    // Declares B as 16-bits with value 5140H
    Sum    DW      ?        // Declares Result as a 16-bit word
    Carry  DB      00H     // Declare carry as an 8-bit variable with a value 0

Data ENDS

Code SEGMENT

ASSUME CS: Code, DS: Data // Informs the assembler about the correct segments

MOV  AX, Data           // Puts segment address of Data into AX
MOV  DS, AX             // Transfers segment address of Data from AX to DS

MOV  AX, A              // Gets the value of A into AX
ADD  AX, B              // Adds the value of B into AX
JNC  Skip               // If no carry then directly store the result
MOV  Carry, 01H         // If carry produced then make variable "Carry=1"
Skip: MOV   Sum, AX     // Store the sum in the variable "Sum"

INT3                    // Optional Breakpoint

Code ENDS

END
```



**Q 2)** WAP to ADD two 16 bit BCD numbers.  
Operands and the result should be in the data segment.

**Data SEGMENT**

```
A      DW    1234H
B      DW    5140H
Sum    DW    ?
Carry  DB    00H
```

**Data ENDS**

**Code SEGMENT**

```
ASSUME CS: Code, DS: Data
```

```
MOV  AX, Data
MOV  DS, AX
```

```
MOV  AX, A
MOV  BX, B
ADD  AL, BL
DAA
MOV  AL, AH
ADC  AL, BH
DAA
JNC  Skip
MOV  Carry, 01H
```

Skip: MOV Sum, AX

```
INT3
```

**Code ENDS**

```
END
```

☺ For doubts contact Bharat Sir on 98204 08217



**Q 3)** WAP to add a series of 10 bytes stored in the memory from locations 20,000H to 20,009H. Store the result immediately after the series.

**Code SEGMENT**

**ASSUME CS: Code**

**MOV AX, 2000H**  
**MOV DS, AX**

**MOV SI, 0000H**  
**MOV CX, OOOAH**  
**MOV AX, 0000H**  
Back: **ADD AL, [SI]**  
**JNC Skip**  
**INC AH**  
Skip: **INC SI**  
**LOOP Back**  
**MOV [SI], AX**

**INT3**

**Code ENDS**

**END**

**Q 4)** WAP to transfer a block of 10 bytes from location 20,000H to 30,000H.

**Code SEGMENT**

**ASSUME CS: Code**

**MOV AX, 2000H**

**MOV DS, AX**

**MOV AX, 3000H**

**MOV ES, AX**

**MOV SI, 0000H**

**MOV DI, 0000H**

**MOV CX, 000AH**

**CLD**

**REP MOVSB**

**INT3**

**Code ENDS**

**END**



**Q 8) WAP to multiply two 16-bit numbers. Operands and result in Data Segment.**

```
Data SEGMENT
    A DW 1234H
    B DW 1845H
    Result DD ?
Data ENDS

Code SEGMENT
ASSUME CS: Code, DS: Data
MOV AX, Data
MOV DS, AX

MOV AX, A
MUL B
LEA BX, Result
MOV [BX], AX
MOV [BX+2], DX

INT3
Code ENDS
END
```

**Q 9) WAP to find "highest" in a given series of 10 numbers beginning from location 20,000H. Store the result immediately after the series.**

```
Code SEGMENT
ASSUME CS: Code
MOV AX, 2000H
MOV DS, AX

MOV SI, 0000H
MOV CX, 000AH
MOV AL, 00H
Back: CMP AL, [SI]
JNC Skip
MOV AL, [SI]
Skip: INC SI
LOOP Back
MOV [SI], AL

INT3
Code ENDS
END
```

*Dear Students,  
You have solved many more programs in the classroom.  
Please refer to your lecture note book as well.  
For doubts Call #BharatSir @9820408217.*



**Q 10)** WAP to find the number of -ve numbers in a series of 10 numbers from 20,000H. Store the result immediately after the series.

```
Code SEGMENT
ASSUME CS: Code
MOV AX, 2000H
MOV DS, AX
MOV SI, 0000H
MOV CX, 000AH
MOV AH, 00H
Back: MOV AL, [SI]
RCL AL, 01H
JNC Skip
INC AH
Skip: INC SI
LOOP Back
MOV [SI], AH
INT3
Code ENDS
END
```

☺ For doubts contact Bharat Sir on 98204 08217

**Q 11)** WAP to SORT a series of 10 numbers from 20,000H in ascending order.

```
Code SEGMENT
ASSUME CS: Code
MOV AX, 2000H
MOV DS, AX
MOV CH, 09H
Bck2: MOV SI, 0000H
MOV CL, 09H
Bck1: MOV AX, [SI]
CMP AH, AL
JNC Skip
XCHG AL, AH
MOV [SI], AX
Skip: INC SI
DEC CL
JNZ Bck1
DEC CH
JNZ Bck2
INT3
Code ENDS
END
```



**Q 7) Verify if "Block1" is a Palindrome.  
If yes, make "Pal = 1" in Data Seg.**

```
Data SEGMENT
    Block1 DB 'ABCDEEDCBA'
    Pal DB 00H

Data ENDS
Extra SEGMENT
    Block2 DB 10 Dup(?)

Extra ENDS
Code SEGMENT

ASSUME CS: Code, DS: Data, ES: Extra
MOV AX, Data
MOV DS, AX
MOV AX, Extra
MOV ES, AX

LEA SI, Block1
LEA DI, Block2 + 9

MOV CX, 000AH
Back: CLD
LODSB
STD
STOSB
LOOP Back

LEA SI, Block1
LEA DI, Block2
MOV CX, 000AH
CLD
REPZ CMPSB
JNZ Skip
MOV Pal, 01H

Skip: INT3

Code ENDS

END
```



## 8086 INTERRUPTS

- An interrupt is a special condition that arises during the working of a  $\mu$ P.
- The  $\mu$ P services it by executing a subroutine called Interrupt Service Routine (ISR).
- There are 3 sources of interrupts for 8086:

### **External Signal (Hardware Interrupts):**

These interrupts occur as signals on the external pins of the  $\mu$ P.  
8086 has two pins to accept hardware interrupts, NMI and INTR.

### **Special instructions (Software Interrupts):**

These interrupts are caused by writing the software interrupt instruction INTn where "n" can be any value from 0 to 255 (00H to FFH).  
Hence all 256 interrupts can be invoked by software.

### **Condition Produced by the Program (Internally Generated Interrupts):**

8086 is interrupted when some special conditions occur while executing certain instructions in the program.  
Eg: **An error in division** automatically causes the INT 0 interrupt.

## **INTERRUPT VECTOR TABLE (IVT) {10M --- IMPORTANT }**

The **IVT contains ISR address** for the 256 interrupts.

**Each ISR address** is stored as **CS and IP**.

As each ISR address is of 4 bytes (2-CS and 2-IP), each ISR address requires 4 locations to be stored.


There are **256 interrupts**: INT 0 ... INT 255  $\therefore$  the **total size of the IVT** is  $256 \times 4 = 1\text{KB}$ .

The first 1KB of memory, address 00000 H ... 003FF H, are reserved for the IVT.

Whenever an interrupt **INT N occurs**,  **$\mu$ P does N x 4 to get values of IP and CS from the IVT and hence perform the ISR**.



1 KB (256 \* 4)



Dedicated Interrupts



## **DEDICATED INTERRUPTS (INT 0 ... INT 4)**

### **1) INT 0 (Divide Error)**

This interrupt occurs whenever there is **division error**

i.e. when the result of a division is too large to be stored.

This condition normally occurs when the divisor is very small as compared to the dividend or the divisor is zero. #Refer example from Bharat Sir's lecture notes...

Its ISR address is stored at location  $0 \times 4 = 00000H$  in the IVT.

### **2) INT 1 (Single Step)**

The  $\mu$ P executes this interrupt **after every instruction if the TF is set**.

It puts  $\mu$ P in **Single Stepping** Mode i.e. the  $\mu$ P pauses after executing every instruction.

This is very useful during **debugging**. #Refer example from Bharat Sir's lecture notes...

Its ISR generally displays contents of all registers.

Its ISR address is stored at location  $1 \times 4 = 00004H$  in the IVT.

### **3) INT 2 (Non Maskable Interrupt)**

The  $\mu$ P executes this ISR in **response to** an interrupt on the **NMI** line.

Its ISR address is stored at location  $2 \times 4 = 00008H$  in the IVT.

### **4) INT 3 (Breakpoint Interrupt)**

This interrupt is used to cause **Breakpoints** in the program.

It is caused by writing the instruction INT 03H or simply INT.

It is useful in **debugging large programs** where Single Stepping is inefficient.

Its ISR is used to **display** the **contents of all registers** on the screen.

Its ISR address is stored at location  $3 \times 4 = 0000CH$  in the IVT.

### **5) INT 4 (Overflow Interrupt)**

This interrupt occurs if the **Overflow Flag is set AND** the  $\mu$ P executes the **INTO** instruction

(Interrupt on overflow). #Show example from Bharat Sir's lecture notes...

It is used to detect overflow error in **signed arithmetic** operations.

Its ISR address is stored at location  $4 \times 4 = 00010H$  in the IVT.

Please Note: INT 0 ... INT 4 are called as dedicated interrupts as these interrupts are dedicated for the above-mentioned special conditions.



## **RESERVED INTERRUPTS**

### **INT 5 ... INT 31**

These levels are **reserved** by INTEL to be used in higher processors like 80386, Pentium etc. They are **not available** to the user.

## **User defined Interrupts**

### **INT 32 ... INT 255**

These are **user defined, software** interrupts.

ISRs for these interrupts are written by the users to service various user defined conditions.

These interrupts are invoked by writing the instruction INT n.

Its ISR address is obtained by the  $\mu$ P from location  $n \times 4$  in the IVT.

## **HARDWARE INTERRUPTS**

### **1) NMI (Non Maskable Interrupt)**

This is a **non-maskable, edge** triggered, **high priority** interrupt.

On receiving an interrupt on NMI line, the  $\mu$ P executes **INT 2**.

$\mu$ P obtains the ISR address from location  $2 \times 4 = 00008H$  from the IVT.

It reads 4 locations starting from this address to get the values for IP and CS, to execute the ISR.

☺ For doubts contact Bharat Sir on 98204 08217

### **2) INTR**

This is a **maskable, level** triggered, **low priority** interrupt.

On receiving an interrupt on INTR line, the  $\mu$ P executes **2 INTA** pulses.

**1st INTA** pulse --- the interrupting device **calculates** (prepares to send) the **vector number**.

**2nd INTA** pulse --- the interrupting device **sends** the **vector number "N"** to the  $\mu$ P.

Now  $\mu$ P multiplies  $N \times 4$  and goes to the corresponding location in the IVT to obtain the ISR address.  
INTR is a maskable interrupt.

It is masked by making IF = 0 by software through **CLI** instruction.

It is unmasked by making IF = 1 by software through **STI** instruction.



## **Response to any interrupt --- INT N**

- i) The  $\mu$ P will **PUSH Flag** register into the Stack.  
 $SS:[SP-1], SS:[SP-2] \leftarrow \text{Flag}$   
 $SP \leftarrow SP - 2$
- ii) **Clear IF and TF** in the Flag register and thus disables INTR interrupt.  
 $IF \leftarrow 0, TF \leftarrow 0$
- iii) **PUSH CS** into the Stack.  
 $SS:[SP-1], SS:[SP-2] \leftarrow CS$   
 $SP \leftarrow SP - 2$
- iv) **PUSH IP** into the Stack.  
 $SS:[SP-1], SS:[SP-2] \leftarrow IP$   
 $SP \leftarrow SP - 2$
- v) **Load new IP** from the IVT  
 $IP \leftarrow [N \times 4], [N \times 4 + 1]$
- vi) **Load new CS** from the IVT  
 $IP \leftarrow [N \times 4 + 2], [N \times 4 + 3]$

Since CS and IP get new values, control shifts to the address of the ISR and the ISR thus begins. At the end of the ISR the  $\mu$ P encounters the IRET instruction and returns to the main program in the following steps.

## **Response to IRET instruction**

- i) The  $\mu$ P will **restore IP from the stack**  
 $IP \leftarrow SS:[SP], SS:[SP+1]$   
 $SP \leftarrow SP + 2$
- ii) The  $\mu$ P will **restore CS from the stack**  
 $CS \leftarrow SS:[SP], SS:[SP+1]$   
 $SP \leftarrow SP + 2$
- iii) The  $\mu$ P will **restore FLAG register from the stack**  
 $Flag \leftarrow SS:[SP], SS:[SP+1]$   
 $SP \leftarrow SP + 2$



## Interrupt Priorities

Interrupt	Priority	
	(Simultaneous occurrence)	(To interrupt another ISR)
<b>Divide Error, INT n, INTO</b>	1 ( <b>Highest</b> )	Can interrupt any ISR
<b>NMI</b>	2	
<b>INTR</b>	3	Cannot interrupt an ISR (IF, TF $\leftarrow$ 0)
<b>Single Stepping</b>	4( <b>Lowest</b> )	

Priority in 8086 interrupts is of two types:

### 1. Simultaneous Occurrence:

When more than one interrupts occur simultaneously then, **all s/w interrupts except single stepping**, get the **highest priority**.

This is followed by **NMI**. Next is **INTR**. Finally, the **lowest priority** is of the **single stepping** interrupt.

**Eg:** Assume the  $\mu P$  is executing a **DIV** instruction that causes a **division error** and **simultaneously INTR occurs**.

Here **INT 0** (Division error) will be **serviced first** i.e. its ISR will be executed, as it has higher priority, and **then INTR will be serviced**. #Please refer Bharat Sir's Lecture Notes for this ...

### 2. Ability to interrupt another ISR:

Since software interrupts (**INT N**) are **non-maskable**, they **can interrupt** any ISR.

**NMI** is also **non-maskable** hence it **can** also **interrupt** any ISR.

But **INTR** and **Single stepping cannot interrupt** another ISR as both are **disabled** before  $\mu P$  enters an ISR by **IF  $\leftarrow$  0 and TF  $\leftarrow$  0**.

**Eg:** Assume the  $\mu P$  executes DIV instruction that causes a **division error**. So  $\mu P$  gets the **INT 0** interrupt and now  **$\mu P$  enters the ISR for INT 0**. During the execution of **this ISR, NMI and INTR occur**.

Here  **$\mu P$  will branch out** from the ISR of INT 0 and **service NMI** (as **NMI is non-maskable**).

After completing the ISR of NMI  **$\mu P$  will return to the ISR for INT 0**.

**INTR is still pending but the  $\mu P$  will not service INTR** during the ISR of INT 0 (as **IF  $\leftarrow$  0**).  $\mu P$  will first **finish the INT 0 ISR** and **only then service INTR**.

Thus INTR and Single stepping cannot interrupt an existing ISR.



## **INT 21H (DOS Interrupt)**


### **Important for College Practicals and Viva**

- 1) DOS provides **various internal interrupts** which are used by the system programmer.  
The **most commonly used** interrupt is **INT 21H**. #For doubts contact Bharat Sir on 98204 08217
- 2) It **invokes inbuilt DOS functions** which can be used to perform tasks such as reading a user input char from the screen, displaying result on the screen, exiting the program etc.
- 3) While calling the INT21H Dos interrupt, we must **first assign a correct value in AH register**.
- 4) The value in the AH register **selects the INT 21H function** which is required by the user.
- 5) The most commonly used INT 21H functions are as shown:

<b>Task</b>	<b>Method</b>	<b>Comment</b>
How to <b>input a character</b> from the screen	<b>Mov AH, 01H INT 21H</b>	Takes the user input character from the screen. Returns the ASCII value of the character in AL register. If AL=0, then a control key was pressed.
How to <b>input a string</b> from the screen	<b>Mov AH, 0AH LEA DX, string INT 21H</b>	0AH is the parameter for the input string function. The string will be stored from the offset address given by DX.
How to <b>display a character</b> on the screen	<b>Mov AH, 02H Mov DL, char INT 21H</b>	02H is the parameter for the display char function. DL should contain the char to be displayed.
How to <b>display a string</b> on the screen	<b>Mov AH, 09H LEA DX, string INT 21H</b>	09H is the parameter for the display string function. DX should contain the offset address of the output string.
How to <b>terminate</b> the program	<b>Mov AH, 4CH Mov AL, 00H INT 21H</b>	4CH is the parameter for the terminate function. The return code is placed by the system in AL register. If AL is 00h then the program terminated without an error.



## 8086 MINIMUM MODE CONFIGURATION





- 1) **8086 works in Minimum Mode, when  $\overline{MN}/\overline{MX} = 1$ .**
- 2) **In Minimum Mode, 8086 is the ONLY processor in the system.**  
The Minimum Mode circuit of 8086 is as shown above.
- 3) Clock is provided by the 8284 Clock Generator.
- 4) Address from the address bus is latched into 8282 8-bit latch.  
Three such latches are needed, as address bus is 20-bit.  
The ALE of 8086 is connected to STB of the latch.  
**The ALE for this latch is given by 8086 itself.** #Please refer Bharat Sir's Lecture Notes for this ...
- 5) The data bus is driven through 8286 8-bit transreceiver.  
Two such transreceivers are needed, as the data bus is 16-bit.  
The transreceivers are enabled through the **DEN** signal, while the direction of data is controlled by the **DT/ R** signal. **DEN** is connected to **OE** and **DT/ R** is connected to T. **Both DEN and DT/ R are given by 8086 itself.**

<b>DEN</b>	<b>DT/ R</b>	<b>Action</b>
1	X	Transreceiver is disabled
0	0	Receive data
0	1	Transmit data

- 6) **Control signals for all operations are generated by decoding  $\overline{M}/\overline{IO}$  ,  $\overline{RD}$  and  $\overline{WR}$  signals.**


✉ For doubts contact Bharat Sir on 98204 08217

<b>M/ IO</b>	<b>RD</b>	<b>WR</b>	<b>Action</b>
1	0	1	Memory Read
1	1	0	Memory Write
0	0	1	I/O Read
0	1	0	I/O Write

- 7)  **$\overline{M}/\overline{IO}$  ,  $\overline{RD}$  ,  $\overline{WR}$  are decoded by a 3:8 decoder like IC 74138.**
- 8) **Bus Request (DMA) is done using the HOLD and HLDA signals.**
- 9)  **$\overline{INTA}$  is given by 8086, in response to an interrupt on INTR line.**
- 10) **The Circuit is simpler than Maximum Mode but does not support multiprocessing.**



## 8086 MAXIMUM MODE CONFIGURATION





- 1) **8086 works in Maximum Mode, when  $\overline{MN}/\overline{MX} = 0$ .**
- 2) **In Maximum Mode, we can connect more processors to 8086 (8087/8089).**  
The Maximum Mode circuit of 8086 is as shown above.
- 3) Clock is provided by the 8284 Clock Generator.
- 4) The most significant part of the Maximum Mode circuit is the 8288 Bus Controller.  
Instead of 8086, the Bus Controller provides the various control signals as explained below.
- 5) Address from the address bus is latched into 8282 8-bit latch.  
Three such latches are needed, as address bus is 20-bit.  
This ALE is connected to STB of the latch.  
**The ALE for this latch is given by 8288 Bus Controller.**
- 6) The data bus is driven through 8286 8-bit transceiver.  
Two such transreceivers are needed, as the data bus is 16-bit.  
The transreceivers are enabled through the DEN signal, while the direction of data is controlled by the  **$\overline{DT/R}$**  signal.  
DEN is connected to  **$\overline{OE}$**  and  **$\overline{DT/R}$**  is connected to T.  
**Both DEN and DT/R are given by 8288 Bus Controller.**

<b>DEN (of 8288)</b>	<b><math>\overline{DT/R}</math></b>	<b>Action</b>
0	X	Transceiver is disabled
1	0	Receive data
1	1	Transmit data

- 7) **Control signals for all operations are generated by decoding  $\overline{S_2}$ ,  $\overline{S_1}$  and  $\overline{S_0}$  signals.** For doubts contact Bharat Sir on 98204 08217

<b><math>\overline{S_2}</math></b>	<b><math>\overline{S_1}</math></b>	<b><math>\overline{S_0}</math></b>	<b>Processor State (What the <math>\mu P</math> wants to do)</b>	<b>8288 Active Output (What Control signal should 8288 generate)</b>
0	0	0	Int. Acknowledge	<b>INTA</b>
0	0	1	Read I/O Port	<b>IORC</b>
0	1	0	Write I/O Port	<b>IOWC</b> and <b>AIOWC</b>
0	1	1	Halt	None
1	0	0	Instruction Fetch	<b>MRDC</b>
1	0	1	Memory Read	<b>MRDC</b>
1	1	0	Memory Write	<b>MWTC</b> and <b>AMWTC</b>
1	1	1	Inactive	None



- 
- 8)  **$S_2$ ,  $S_1$  and  $S_0$  are decoded using 8288 bus controller.**
- 9) **Bus request is done using  $RQ$  /  $GT$  lines interfaced with 8086.**  
RQ<sub>0</sub>/GT<sub>0</sub> has higher priority than RQ<sub>1</sub>/GT<sub>1</sub>. ☺ For doubts contact Bharat Sir on 98204 08217
- 10) **INTA is given by 8288 Bus Controller, in response to an int. on INTR line of 8086.**
- 11) **Max mode circuit is more complex than Min mode but supports multiprocessing hence gives better performance.**
- 12) In max mode, the advanced write signals get activated one T-State in advance as compared to normal write signals. This gives slower devices more time to get ready to accept the data (as  $\mu P$  is writing), and hence reduces the number of "wait states".



## DATA FORMATS OF 8087

The data types supported by 8087 are as follows:

### Integers

- 1. Word Integer
- 2. Short Integer
- 3. Long Integer

### Decimal

- 1. Packed BCD

### Floating Point Numbers

- 1. Short Real
- 2. Long Real
- 3. Temporary Real

## Integers

- Here **MSB** represents the **sign** of the number.
- The **remaining** bits are used to represent the **magnitude** of the number.
- For **-ve numbers** the magnitude is stored in **2's complement form**.
- There are **three** data types **Word Int.**, **Short Int.** and **Long Int.** of sizes 2 Bytes, 4 Bytes and 8 bytes respectively.

## Packed BCD

- **Total size** of the number is **10 Bytes** (80 bits).
- Here a **number** is represented as a **series of 18 Packed BCD digits i.e. 9 bytes**.
- Hence each byte has two BCD digits.
- The **MSB** of the **10<sup>th</sup> byte** carries the **sign bit**, the **remaining 7 bits** are "**don't care**".
- Here a **-ve no** is **NOT stored** in its **2's complement form**.

## Floating Point Numbers

- In some numbers, which have a fractional part, the position of the decimal point is not fixed as the number of bits before (or after) the decimal point may vary.
- **Eg: 0010.01001, 0.0001101, -1001001.01** etc.
- As shown above, the position of the decimal point is not fixed, instead it "**floats**" in the number. #For doubts contact Bharat Sir on 98204 08217
- Such numbers are called Floating Point Numbers.
- Floating Point Numbers are stored in a "Normalized" form.

## Normalization of a Floating Point Number

- Normalization is the process of shifting the point, left or right, so that there is only one non-zero digit to the left of the point. #Please refer Bharat Sir's Lecture Notes for this ...

Eg:

<b>Floating Point Number</b>	.....>	<b>Normalized Number</b>
0010.01001	.....>	1.001001*2 <sup>1</sup>
0.0001101	.....>	1.101*2 <sup>-4</sup>
-1001001.01	.....>	-1.00100101*2 <sup>-6</sup>

- As seen above a Normalized number is represented as:

**(-1<sup>S</sup>) x (1. M) x (2<sup>E</sup>)** Where: S = Sign, M = Mantissa and E = Exponent.



- As Normalized numbers are of the 1.M format, the "1" is not actually stored, it is instead **assumed**. This saves the storage space by 1 bit for each number.
- Also the Exponent is stored in the biased form by adding an appropriate bias value to it so that -ve exponents can be easily represented.

### Advantages of Normalization.

- Storing all numbers in a standard format makes **calculations easier** and **faster**.
- By **not storing** the **1** (of 1.M format) for a number, considerable **storage space is saved**.
- The **exponent is biased** so there is **no need** for **storing** its **sign bit** (as the biased exponent cannot be -ve).

There are three data types for Floating Point Numbers supported by 8087:

### 1. Short Real Format

- 32 bits** are used to store the **number**.
- 23 bits** are used for the **Mantissa**.
- 8 bits** are used for the Biased **Exponent**.
- 1 bit** used for the **Sign** of the number.
- The **Bias** value is  $(127)_{10}$ .
- The range is  **$+1 \times 10^{-38}$  to  $+3 \times 10^{38}$**  approximately.
- It is called as the **Single Precision Format** for Floating-Point Numbers.

### 2. Long Real Format

- 64 bits** are used to store the **number**.
- 52 bits** are used for the **Mantissa**.
- 11 bits** are used for the Biased **Exponent**.
- 1 bit** used for the **Sign** of the number.
- The **Bias** value is  $(1023)_{10}$ .
- The range is  **$+10^{-308}$  to  $+10^{308}$**  approximately.
- It is called as the **Double Precision Format** for Floating-Point Numbers.

### 3. Temporary Real Format

- 80 bits** are used to store the **number**.
- 64 bits** are used for the **Mantissa**.
- 15 bits** are used for the Biased **Exponent**.
- 1 bit** used for the **Sign** of the number.
- The **Bias** value is  $(16383)_{10}$ .
- The range is  **$+10^{-4932}$  to  $+10^{4932}$**  approximately.
- 1** (of 1.M format) is **present at 63<sup>rd</sup> bit**, hence the decimal point is assumed between the 62<sup>nd</sup> and the 63<sup>rd</sup> bit. For doubts contact Bharat Sir on 98204 08217
- 8087 stores** numbers **internally in this format** as it has the **biggest range**.
- It is also called as **Extended Precision Format** or the **internal format** of 8087.



**Short Real – 32 bit format – Bias value 127**

S	E	M
Sign (1)	Biased Exponent (8)	Mantissa (23)

**Long Real – 64 bit format – Bias value 1023**

S	E	M
Sign (1)	Biased Exponent (11)	Mantissa (52)

**Temp Real – 80 bit format – Bias value 16383**

S	E	M
Sign (1)	Biased Exponent (15)	Mantissa (64)



**Programmable Peripheral Interface**

**8255 | PPI**


**WWW.BHARATACHARYAEducation.COM**



## Salient Features

- 1) It is a **programmable** general-purpose **I/O** device.
- 2) It has 3 8-bit bi-directional I/O ports: Port A, Port B, and Port C.
- 3) It provides 3 modes of data transfer: Simple I/O, Handshake I/O and Bi-directional Handshake.
- 4) Additionally it also provides a Bit Set Reset Modes to alter individual bits of Port C.

## ARCHITECTURE OF 8255





The architecture of 8255 can be divided into the following parts:

### 1) Data Bus Buffer

This is a 8-bit bi-directional buffer used to interface the internal data bus of 8255 with the external (system) data bus.

The CPU transfers data to and from the 8255 through this buffer.

### 2) Read/Write Control Logic

It accepts address and control signals from the  $\mu$ P.

The Control signals determine whether it is a read or a write operation and also select or reset the 8255 chip. For doubts contact Bharat Sir on 98204 08217

The Address bits ( $A_1, A_0$ ) are used to select the Ports or the Control Word Register as shown:

For 8255 $A_1\ A_0$	For 8086 $A_2\ A_1$	Selection	Sample address
0 0	0 0	Port A	80 H (i.e. 1000 0000)
0 1	0 1	Port B	82 H (i.e. 1000 0010)
1 0	1 0	Port C	84 H (i.e. 1000 0100)
1 1	1 1	Control Word	86 H (i.e. 1000 0110)

The Ports are controlled by their respective Group Control Registers.

### 3) Group A Control

This Control block controls Port A and Port  $C_{Upper}$  i.e.  $PC_7-PC_4$ .

It accepts Control signals from the Control Word and forwards them to the respective Ports.

### 4) Group B Control

This Control block controls Port B and Port  $C_{Lower}$  i.e.  $PC_3-PC_0$ .

It accepts Control signals from the Control Word and forwards them to the respective Ports.

### 5) Port A, Port B, Port C

These are 8-bit Bi-directional Ports.

They can be programmed to work in the various modes as follows:


Port	Mode 0	Mode 1	Mode 2
Port A	Yes	Yes	Yes
Port B	Yes	Yes	<b>No</b> (Mode 0 or Mode 1)
Port C	Yes	<b>No</b> (Handshake signals)	<b>No</b> (Handshake signals)

ONLY Port C can also be programmed to work in Bit Set reset Mode to manipulate its individual bits.



## 1) Control Word of 8255 - I/O Mode (I/O Command)


To do 8-bit data transfer using the Ports A, B or C, 8255 needs to be in the IO mode. The bit pattern for the control word in the IO mode is as follows:





## 2) Control Word of 8255 - BSR Mode (BSR Command) { ONLY for Port C}

- The BSR Mode is used **ONLY for Port C**.
- In this Mode the **individual bits** of Port C can be **set or reset**.
- This is very useful as it provides **8 individually controllable lines** which can be used while interfacing with devices like an **A to D Converter** or a 7-segment display etc.
- The individual bit is **selected** and Set/reset through the **control word**.
- Since the D7 bit of the Control Word is 0, the BSR operation **will not affect the I/O operations** of 8255. For doubts contact Bharat Sir on 98204 08217





## DATA TRANSFER MODES OF 8255

### ❖ Mode 0 (Simple Bi-directional I/O)

Port A and Port B used as 2 Simple 8-bit I/O Ports.

Port C is used as 2 simple 4-bit I/O Ports.

Each port can be programmed as input or output individually.

Ports do not have handshake or interrupting capability.

Hence, **slower** devices cannot be interfaced.

### ❖ Mode 1 (Handshake I/O)

In Mode 1, handshake signals are exchanged between the devices before the data transfer takes place.

Port A and Port B used as 2 8-bit I/O Ports that can programmed in Input OR in output mode.

Each Port uses 3 lines from Port C for handshake. The remaining lines of Port C can be used for simple IO.

**Interrupt driven** data transfer and **Status driven** data transfer possible.



Hence, **slower** devices can be interfaced.

The handshake signals are different for input and output modes.

*#Please refer Bharat Sir's Lecture Notes for this ...*




## ◆ Mode 1 (Input Handshaking)





## Timing Diagram for Mode 1 Input Transfer



## Working:

**Each port uses 3 lines of Port C** for the following signals:

**STB** (Strobe), **IBF** (Input Buffer Full) → Handshake signals

**INTR** (interrupt) → Interrupt signal

Additionally the **RD** signal of 8255 is also used.


**Handshaking** takes place in the following manner:

- 1) The **peripheral device places data** on the Port **bus** and informs the Port by **making STB low**.
- 2) The **input Port accepts the data** and informs the peripheral to wait by making **IBF high**. This **prevents** the peripheral from **sending more data** to the 8255 and **hence data loss** is prevented. ☺ In case of doubts, contact Bharat Sir: - 98204 08217.
- 3) **8255 interrupts the μP** through the **INTR** line provided the INTE flip-flop is set.
- 4) **In response** to the Interrupt, the **μP issues the RD signal** and **reads the data**. The **data byte is thus transferred** to the **μP**.
- 5) Now, the **IBF signal goes low** and the peripheral can **send more data** in the above sequence.




## ◆ Mode 1 (Output Handshaking)

**CONTROL WORD**




$\overline{WR}$  → C

**MODE 1 (PORT A)**




**CONTROL WORD**




$\overline{WR}$  → C

**MODE 1 (PORT B)**





## Timing Diagram for Mode 1 Output Transfer



## Working

Each port uses **3 lines** of **Port C** for the following signals:


**OBF** (Output Buffer Full), **ACK** (Acknowledgement) → Handshake signals

**INTR** (interrupt) → Interrupt signal. Additionally the **WR** signal of 8255 is also used. **Handshaking** takes place in the following manner:


- 1) When the output port is **empty** (indicated by a high on the **INTR** line), the **μP writes data** on the output port by giving the **WR** signal.
- 2) As soon as the **WR** operation is complete, the **8255 makes the INTR low**, indicating that the **μP** should **wait**. This **prevents** the **μP** from **sending more data** to the 8255 and **hence data loss** is prevented.
- 3) **8255 also makes the OBF low** to indicate to the output peripheral that **data is available** on the data bus.
- 4) The **peripheral accepts the data** and sends an acknowledgement by making the **ACK low**. The **data byte is thus transferred** to the peripheral.
- 5) Now, the **OBF** and **ACK** lines **go high**.
- 6) The **INTR** line **becomes high** to **inform** the **μP** that **another byte** can be **sent**. i.e. the output port is empty.  
This process is repeated for further bytes.



## ❖ Mode 2 (Bi-directional Handshake I/O)



**CONTROL WORD**




**PC2-PC0**  
1 = INPUT  
0 = OUTPUT

**PORT B**  
1 = INPUT  
0 = OUTPUT

**GROUP B MODE**  
0 = MODE 0  
1 = MODE 1



## Timing Diagram for Mode 2 Bi-Directional Transfer



## Working:

In this mode, **Port A** is used as an **8-bit bi-directional Handshake I/O Port**.

**Port A** requires **5 signals** from **Port C** for doing Bi-directional handshake.

**Port B** has the following **options**:

- 1) **Use the remaining 3 lines of Port C** for handshaking so that **Port B is in Mode 1**. Here **Port C** lines will be **completely used for handshaking** (5 by Port A and 3 by Port B).  
**OR**
- 2) **Port B** works in **Mode 0** as simple I/O.  
In this case the **remaining 3 lines of Port C** can be used for **data transfer**.

Port A can be used for data transfer between two computers as shown.

The high-speed computer is known as the master and the dedicated computer is known as the slave.  
Handshaking process is similar to Mode 1.

For **Input**:

**STB** and **IBF** → handshaking signals, **INTR** → Interrupt signal.

For **Output**:

**OBF** and **ACK** → handshaking signals, **INTR** → Interrupt signal.

Thus the 5 signals used from Port C are:

**STB, IBF, INTR, OBF** and **ACK**.



## INTERFACING OF 8255 WITH 8086

- 1) 8255 is a **programmable peripheral interface**.

It is used to interface microprocessor with I/O devices via three ports: PA, PB, PC.

**All ports are 8-bit and bidirectional.**

- 2) 8255 transfers data with the microprocessor through its **8-bit data bus**.

- 3) The **two address lines** A1 and A0 are used to make **internal selection** in 8255.

They can have 4 options, selecting PA, PB, PC or the control word.

The ports are selected to transfer data.

The Control word is selected to send commands.

- 4) **Two commands** can be sent to 8255, called the I/O command and the BSR command.

**I/O command** is used to initialize the **mode and direction** of the ports.

**BSR command** is used to **set or reset a single line** of Port C.

- 5) 8255 has **three operational modes** of data transfer.

- 6) **Mode 0** is a **simple data transfer** mode.

It does not perform handshaking but all three ports are available for data transfer.

- 7) **Mode 1** performs **unidirectional handshaking**.

That makes transfers more reliable.


Port C lines are used by Port A and Port B to perform Handshaking.

- 8) **Mode 2** performs **bidirectional handshaking**.

Only Port A can operate in Mode 2.

At that time Port B can operate in Mode 1 or Mode 0.

Port C lines are again used up for performing Handshaking for Port A and Port B.




## **4 X 4 MATRIX KEYBOARD**

### **Interface a 4 x 4 Matrix Keyboard to 8086 using 8255**

- 1) A Matrix Keyboard is formed by a combination of **rows and columns**.
- 2) The advantage of a matrix keyboard is that we can interface **more keys** using **less lines**.
- 3) A 4x4 Matrix Keyboard uses **4 lines as rows and 4 as columns**.
- 4) This provides 16 intersecting points to connect **16 keys**.
- 5) The **rows are used as outputs** and **columns as inputs**.
- 6) 4 lines of **Port A** are used as **Rows** and 4 lines of **Port B** as **Columns**.
- 7) Keys are connected in such a way that **only when a key is pressed**, the corresponding row and column will **get connected**.
- 8) The **columns** are connected to **Vcc** via a pull up resister (~10k ohms).
- 9) The columns by default contain **logic "1"**.
- 10) Firstly, to know, **whether a key is pressed, we output "0" on all rows**.
- 11) If columns still contain all "1"s, then **no key is pressed**.
- 12) If any column contains a "0", then **some key has been pressed**.
- 13) Now we **singularly output a zero on each row** and read the columns again.
- 14) This is how we identify the row, the column and hence the key.

# BHARAT ACADEMY

Thane: 1, Vaghkar Apts, Behind Nagrik Stores, Near Rly Stn, Thane (W). Tel: 022 2540 8086 / 809 701 8086  
 Nerul: E-103, 1<sup>st</sup> Floor, Railway Station Complex, Nerul (W), Navi Mumbai. Tel: 022 2771 8086 / 865 509 8086





**Single Board Computer Design**


# **8086 DESIGNING**

**WWW.BHARATACHARYAEducation.COM**



- Q1) Design an 8086 based Maximum Mode system working at 6 MHz having the following:**  
**32KB EPROM using 16KB chips,**  
**128KB RAM using 32KB chips,**  
**Two 16-bit input and two 16-bit output ports all interrupt driven (20m)**

**Soln:** Show 8086 max mode config with a crystal of 18 MHZ.





### **Memory Calculations:**

#### **EPROM:**

Required = 32 KB, Available = 16 KB

No. of chips = 2 chips.

Starting address of EPROM is calculated as:

FFFFFH – (Space required by total EPROM of 32 KB)

$$\begin{array}{r} \text{F F F F F H} \\ - \quad \text{7 F F F H} \\ \hline \text{F 8 0 0 0 H} \end{array}$$

Size of a single EPROM chip = 16 KB

$$\begin{aligned} &= 16 \times 1\text{KB} = 2^4 \quad \times 2^{10} \\ &= 2^{14} \\ &= \underline{14} \text{ address lines} \end{aligned}$$

$$= (\underline{\text{A14}} \dots \underline{\text{A1}})$$

#### **RAM:**

Required = 128 KB, Available = 32 KB

No. of chips = 4 chips.

Starting address of RAM is: 00000H

Size of a single RAM chip = 32 KB

$$\begin{aligned} &= 32 \times 1\text{ KB} = 2^5 \quad \times 2^{10} \\ &= 2^{15} \\ &= \underline{15} \text{ address lines} \end{aligned}$$


$$= (\underline{\text{A15}} \dots \underline{\text{A1}})$$

**For doubts contact Bharat Sir at 98204 08217**



## **MEMORY MAP**


Memory Chip	Address Bus																				Memory Address
	A19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	A0	
RAM 1 (LB)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000H
	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	OFFFEH
RAM 2 (HB)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	00001H
	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0FFFH
RAM 3 (LB)	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10000H
	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1FFEHEH
RAM 4 (HB)	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	10001H
	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1FFFH
EPORM 1 (LB)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	F8000H
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	FFFFEH
EPORM 2 (HB)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	F8001H
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1FFFH





### I/O Map

I/O Port	Address Bus															I/O Address	
	A1	14	13	12	11	10	9	8	7	6	5	4	3	2	1	A0	
8255 LB																	
Port A	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0060H
Port B	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	0	0062H
Port C	0	0	0	0	0	0	0	0	0	1	1	0	0	1	0	0	0064H
C Word	0	0	0	0	0	0	0	0	0	1	1	0	0	1	1	0	0066H
8255 HB																	
Port A	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0061H
Port B	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	1	0063H
Port C	0	0	0	0	0	0	0	0	0	1	1	0	0	1	0	1	0065H
C Word	0	0	0	0	0	0	0	0	0	1	1	0	0	1	1	1	0067H
8255 LB																	
Port A	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0080H
Port B	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0082H
Port C	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0084H
C Word	0	0	0	0	0	0	0	0	1	0	0	0	0	1	1	0	0086H
8255 HB																	
Port A	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0081H
Port B	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1	0083H
Port C	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	1	0085H
C Word	0	0	0	0	0	0	0	0	1	0	0	0	0	1	1	1	0087H





### **IMPORTANT POINTS TO REMEMBER FOR I/O DESIGNING**

- Normally I/O devices are mapped using **I/O mapped I/O** which means I/O devices are given I/O addresses
- Here **I/O addresses** can be either **8-bit or 16 bit**.
- If the question says **direct addressing mode** or **fixed port addressing**,  
Then use an **8-bit address like 80H (A7-A0)**.
- If the question says **indirect addressing** or **variable port addressing**,  
Then use **16-bit address like 8000H (A15-A0)**.
- If nothing is mentioned, use any of the above techniques.
- If **memory mapped I/O** is asked (Very rare), then remember the **following changes**  
Give the I/O device a **20-bit unused memory address like 80000H (A19-A0)**  
Connect **MEMR#** and **MEMW#** signals to the I/O device instead of the usual **IOR#** and **IOW#** signals

### **Differentiate between**

	<b>I/O MAPPED I/O</b>	<b>MEMORY MAPPED I/O</b>
1	I/O device is <b>treated as an I/O device</b> and hence <b>given an I/O address</b> .	I/O device is <b>treated like a memory device</b> and hence <b>given a memory address</b> .
2	I/O device has an <b>8 or 16 bit I/O address</b> .	I/O device has a <b>20 bit Memory address</b> .
3	I/O device is given <b>IOR# and IOW#</b> control signals	I/O device is given <b>MEMR# and MEMW#</b> control signals
4	<b>Decoding is easier</b> due to lesser address lines	<b>Decoding is more complex</b> due to more address lines
5	Decoding is <b>cheaper</b>	Decoding is more <b>expensive</b>
6	Works <b>faster due to less delays</b>	More gates add more delays hence <b>slower</b>
7	Allows <b>max <math>2^{16} = 65536</math> I/O devices</b>	Allows <b>many more I/O devices</b> as I/O addresses are now 20 bits.
8	I/O devices can <b>only</b> be accessed by <b>IN and OUT</b> instructions.	I/O devices can now be accessed using <b>any memory instruction</b> .
9	<b>ONLY AL/ AH/ AX registers</b> can be used to transfer data with the I/O device.	<b>Any register</b> can be used to transfer data with the I/O device.
10	<b>Popular</b> technique in <b>Microprocessors</b> .	<b>Popular</b> technique in <b>Microcontrollers</b> .

# 8086 | ASSEMBLER DIRECTIVES, PSEUDO OPCODES

Assembly language has 2 types of statements:

1. **Executable:** Instructions that are translated into Machine Code by the assembler.

2. **Assembler Directives:**

Statements that direct the assembler to do some special task.

No M/C language code is produced for these statements.

Their main task is to inform the assembler about the start/end of a segment, procedure or program, to reserve appropriate space for data storage etc.

Some of the assembler directives are listed below

**1. DB (Define Byte)** ; Used to define a Byte type variable.

Eg: SUM DB 0 ; Assembler reserves 1 Byte of memory for the variable  
; named SUM and initialize it to 0.

**2. DW (Define Word)** ; Used to define a Word type variable (2 Bytes).

**3. DD (Double Word)** ; Used to define a Double Word type variable (4 Bytes).

**4. DQ (Quad Word)** ; Used to define a Quad Word type variable (8 Bytes).

**5. DT (Ten Bytes)** ; Used to define 10 Bytes to a variable (10 Bytes).

**6. DUP()** ; Copies the contents of the bracket followed by this keyword into the memory location specified before it.

Eg: LIST DB 10 DUP (0) ; Stores LIST as a series of 10 bytes initialized to Zero.

**7. SEGMENT** ; Used to indicate the beginning of a segment.

**8. ENDS** ; Used to indicate the end of a segment.

**9. ASSUME** ; Associates a logical segment with a processor segment.

Eg: Assume CS:Code ; Makes the segment "Code" the actual Code Segment.

**10. PROC** ; Used to indicate the beginning of a procedure.

**11. ENDP** ; Used to indicate the end of a procedure.

**12. END** ; Used to indicate the end of a program.

**13. EQU** ; Defines a constant

E.g.: AREA EQU 25H ; Creates a constant by the name AREA with a value 25H

Do remember, in the class, you have been clearly made to understand the difference between using a variable and using a constant.

**14. EVEN / ALIGN** ; Ensures that the data will be stored by the assembler in the memory in an aligned form. Aligned data works faster as it can be accessed in One cycle. Misaligned data, though is valid, requires two cycles to be accessed hence works slower.

**15. OFFSET** ; Can be used to tell the assembler to simply substitute the offset address of any variable.

E.g.: MOV SI, OFFSET String1; SI gets the offset address of String1

**16. Macro** ; Used to begin a macro

**17. Endm** ; Used to end a macro

**18. Org** ; Used to give the starting address from where the subsequent information will be stored in the memory.

**19. Byte Ptr** ; Used as a memory pointer to an 8-bit data

**20. Word Ptr**; Used as a memory pointer for a 16-bit data

**21. Near**; Used for an intra segment branch like a procedure call. It means the branch location is within the same code segment.

**22. Far**; Used for an inter segment branch. It means the branch location is in a different code segment.

### **23. Model Directives**

**.MODEL SMALL** ; All Data Fits in one 64 KB segment.  
All Code fits in one 64 KB Segment

**.MODEL MEDIUM** ; All Data Fits in one 64 KB segment.  
Code may be greater than 64 KB

**.MODEL LARGE** ; Both Data and Code may be greater than 64 KB

Combined Example:

Data **SEGMENT**

A **DB** 25H; creates a byte size variable “A” with value 25H

B **DW** 1234H; creates a word size variable “B” with value 1234H

**ALIGN**; Makes the following data aligned starting from an even address

LIST **DB 10 DUP (0)** ; Stores LIST as a series of 10 bytes initialized to zero

...

Data **ENDS**

Code **SEGMENT**

**Assume CS: Code, DS: Data** ; Informs the assembler about the segments

Start: ...

...

...

Code **ENDS**

**END Start**

	<b>PROCEDURE (FUNCTION)</b>	<b>MACRO</b>
1	A procedure (Subroutine/ Function) is a set of instruction needed repeatedly by the program. It is <b>stored as a subroutine and invoked from several places by the main program.</b>	A Macro is similar to a procedure but is not invoked by the main program. Instead, the <b>Macro code is pasted into the main program wherever the macro name is written in the main program.</b>
2	A subroutine is <b>invoked by a CALL</b> instruction and control returns by a RET instruction.	A Macro is simply accessed by <b>writing its name</b> . The entire macro code is pasted at the location by the assembler.
3	<b>Reduces the size</b> of the program	<b>Increases the size</b> of the program
4	<b>Executes slower</b> as time is wasted to push and pop the return address in the stack.	<b>Executes faster</b> as return address is not needed to be stored into the stack, hence push and pop is not needed.
5	<b>Depends on the stack</b>	<b>Does not depend on the stack</b>
6	Both CALL and RET are branch operations. <b>Pipelining fails on a branch.</b>	<b>Does not affect pipelining</b> as there is no branch at all.

<https://www.bharatacharyaeducation.com>

Learn...

8085 | 8086 | 80386 | Pentium |

8051 | ARM7 | COA

Order our Books here...

8086 Microprocessor book

Link: <https://amzn.to/3qHDpJH>

8051 Microcontroller book

Link: <https://amzn.to/3aFQkXc>

#bharatacharya

#bharatacharyaeducation

#8086 #8051 #8085 #80386 #pentium

#microprocessor #microcontrollers