

Design for Productivity --Grid RO (GRO) Compiler

穩健

崛智

創新

樂群

Adaption

Brilliance

Creation

Diligence

Introduction


- Pains of the industry in physical design
 - Unscientific design margin
 - Insufficient match between signoff method and model
- Our contribution to the industry
 - On-chip sensor IP and analysis platform
 - Machine-learning framework for design & production strategy
 - Metric/NN model for EDA industry






Uniformity Impact (Design Margin)

Feature Gradient Analysis






Design for Efficiency





Design for Productivity





HW/SW IP Development Stack

Control Generator

Framework

 \mathbb{Z}

(SPI Hub)

Stack (IP) Hardware Science) Stack (Data

Software

ML Self-Binning Engine

ML Signature (Slack Alert)

Dynamic Voltage Sensor

GRO Compiler (MUST)

Progress (MUST)

WAT Analyzer

CP/FT/SLT Analyzer

Machine-level Analyzer

GAN Modeling (Portable/Exchangeable)

Wafer Time

Custom Control Hub (I/F, BIST)

Custom RO (RC, Hardening)

Binning Strategy (Productivity)

Process & Design Recipe Opt. (Efficiency)

Uniformity/OCV (Margin)

S2S Correlation

Custom Service Stack

Strategy & Opt. Stack






SoC Integration

Grid RO (GRO) **Architecture** RO (PVT/Aging monitor) ChainOut **GRO Control** OTP, eFuse ROSel-ROEn Self Binning Machine-learning, Speed prediction PVT/Vt/Aging compensation Speed/Voltage Calibration **SVC** protocol PMIC/PLL




RO Considering Gross-effect






RO Design Guideline




- 1 Minimum REN retain time > 200 Count to compensate for 1% counting error
- 2 Minimum DL stage N > $\lceil 100*D_x/D_y \rceil$
- 3 Maximum REN retain time < 16,000 RO count for 14bits ripple counter



GRO Program Execution Flow




Physical Design & Correlation Flow






Design & Technology Co-optimization Flow




Machine-learning Framework





Blue Ocean

- **■** Efficiency & Productivity Optimization
- Sensor IP & Methodology Development
- Integration & Production Flow
- Data Science
 - Sensing Data → IP/Platform Development
 - □ Feature Correlation → EDA Development
 - Recipe Optimization → Strategy Service








GRO Compiler Detail Specification

GRO Verification Flow




GRO Wrapper

```
Config File
     ClassGRO
                           Convert liberty, build RO design
                                                                                                 top = "GRO TOP"
                                                                                                 lib = { # GRO compiler setup
                           & successive flows execution
    (classGRO.py)
                                                                                                     TT,1.0V,25C' : 'tt1p0v25c.lib'
                                                                                                 enGate = { # ND2 enable gate, as base gate as well
                                                                                                     'name' :'ND2 1'
   Command API
                         ← Command line
                                                                                                 invGate = { # inversion for ripple counter
       (gro.py)
                                                                                                     'name': 'INV 1'
                                                                                                 cntDFF = { # counter DFF
Setp 1. combine step 1-A & step 1-B in one round
                                                                                                     'name' : 'DFCNQD1'
                                                                                                     'bits' : 16,
GRO/src/gro.py \
                                                                   <user ro project path>
                                                                                                     'clear' : 'RD'
    -target <target lib corner> \←
                                                                  makefile
    -config <config file> \←
                                                                  /verilog
                                                                                                 delayLine = { # num: cell, period(ps)
    -outPath <user ro project path> \.
                                                                                                     'DL0' : ['INV 1', 2000],
                                                                  /synthesis
                                                                                                     'DL1' : ['NR2 1', 2000], ...
                                                  create
    -initProj \
                                                                   /testbench
    -initLib
                                                                  /spice
                                                                  /metric/JSON
           Setp 1-A. create RO project directory & makefile
           GRO/src/gro.py \
                                                                   Step 2. successive flow execution with makfile
               -config <config file> \
               -outPath <user_ro_project_path> \
                                                                   cd <user ro project path>
               -target <target lib corner> \
               -initProj
                                                                   #make json ;# build liberty JSON DB only, could be waived with -initLib
                                                                   make gro ;# generate RO design & successive flow environments
           Setp 1-B. convert CCS liberty to JSON DB
           GRO/src/gro.py \
                                                                   make syn ;# synthesis
               -config <config file> \
                                                                   make sim ;# gate-level simulation
               -outPath <user ro project path> \
                                                                   make simv ;# visualize gate-sim result
               -target <target lib corner> \
                                                                   make v2lvs ;# generate RO SPICE
               -initLib ____
                                                                   make hspice ;# perform SPICE simulation
                                             convert
```



Command & I/O Specification



```
#!/bin/csh
# generate RO design
<GRO root>/src/gro.py \
    -config config_demo.f \
    -outPath RO demo \
    -target 'TT'
# synthesis
cd RO demo/synthesis
dc shell -f main.tcl # source verilog/config.tcl
# simulation
cd RO demo/testbench
vcs ../verilog/define.vh tb.v ../synthesis/Netlist/GRO_TOP_syn.v \
    ../verilog/tcbn12ffcllbwp16p90cpd.v \
    +define+SDF -fsdb -full64 +maxdelay
./simv
```



Command Execution Flow

```
GRO
                                                                                                                                           GRO
                                                                        % gro.py \
   src
                                                                                                                                            env
                                                                             -config RO demo.cfg \
classLiberty
                                                                             -outPath RO demo
                                                                                                                                 synthesis/main.tcl
classGRO
                                                                                                                                 synthesis/design.sdc
gro.py
                                                                                                                                 synthesis/flist.v
                                                                      generate makefile
                                                                                                                                 testbench/tb.v
# RO configuration
                                                                        # makefile
                                                                        gro:
 'top': 'GRO_TOP',
                                                                                                                          outPath
                                                                            gro.py \
 'lib' : {
                                                                                 -config config demo.f \
  'TT,0.8V,25C': 'tt0p8v25c_ccs.json',
                                                                                -outPath RO demo \
                                                                                                                          % make gro
                                                                                                                                            verilog/GRO.v
  'TT,0.8V,85C': 'tt0p8v85c_ccs.json'},
                                                                                -target 'TT,0.8V,25C'
                                                                                                                                            verilog/config.tcl
 'enGate': {'name': 'ND2D1'},
                                                                                                                                            verilog/define.vh
 'invGate': {'name': 'INVD1'},
                                                                        syn:
 'cntDFF': {'name': 'DFCNQD1', 'bits': 16, 'clear': 'CDN'},
                                                                            cd RO 12/synthesis;\
                                                                                                                          outPath
 'delayLine' : {
                                                                            dc shell -f main.tcl
  'DL0': ['INVD1', 1000],
  'DL1': ['ND2D1', 1000],
                                                                        sim:
  'DL2': ['NR2D1', 1000],
                                                                            cd RO 12/testbench
                                                                                                                                            Netlist/GRO TOP syn.v
                                                                                                                          % make syn
                                                                            vcs ../verilog/define.vh tb.v \
                                                                                                                                            Netlist/GRO TOP syn.sdf
  'DL3': ['OR2D1', 1000],
  'DL4': ['AN2D1', 1000],
                                                                                ../synthesis/Netlist/GRO TOP syn.v \
  'DL5': ['BUFFD1', 1000]}
                                                                                 ../verilog/library.v \
                                                                                                                          outPath
                                                                                +define+SDF -fsdb -full64 +maxdelav
                                                                                                                          % make v2lvs
                                                                                                                                            Spice/GRO TOP.spi
```

outPath

% make spice



Configuration Automation

cfg1

```
{'top': 'GRO_TOP',
  'lib' : {
    'TT,0.8V,25C': 'tt0p8v25c_ccs.json',
    'TT,0.8V,85C': 'tt0p8v85c_ccs.json'},
  'enGate': {'name': 'ND2D1'},
  'invGate': {'name': 'INVD1'},
  'cntDFF': {'name': 'DFCNQD1', 'bits': 16, 'clear': 'CDN'},
  'delayLine' : {
    'DL0': ['INVD1', 1000],
    'DL1': ['ND2D1BWP16P90CPD', 1000],
    'DL2': ['NR2D1BWP16P90CPD', 1000],
    'DL3': ['OR2D1BWP16P90CPD', 1000],
    'DL4': ['AN2D1BWP16P90CPD', 1000]},
    'DL5': ['BUFFD1BWP16P90CPD', 1000]}}
```

Detail timing and in/out specification will be generated automatically

cfg2

```
{'top': 'GRO TOP',
'lib': {
  'TT,0.8V,25C': 'tt0p8v25c_ccs.json',
  'TT,0.8V,85C': 'tt0p8v85c ccs.json'},
 'enGate': {'name': 'ND2D1',
  'tran': 0.009822304703498236,
  'load': 0.0012335879999999999,
  'delay': 0.011114778622743677,
  en': 'A2',
  'in': 'A1',
  'out': 'ZN'},
 'invGate': {'name': 'INVD1', 'in': 'I', 'out': 'ZN'},
 'cntDFF': {'name': 'DFCNOD1',
  'bits': 16,
  'clear': 'CDN',
  'clock': 'CP',
  'in': 'D',
  'out': '0'},
 'delayLine': {
  'DL0': ['INVD1', 1000, ['I'], ['ZN']],
  'DL1': ['ND2D1', 1000, ['A1', 'A2'], ['ZN']],
  'DL2': ['NR2D1', 1000, ['A1', 'A2'], ['ZN']],
  'DL3': ['OR2D1', 1000, ['A1', 'A2'], ['Z']],
  'DL4': ['AN2D1', 1000, ['A1', 'A2'], ['Z']],
  'DL5': ['BUFFD1', 1000, ['I'], ['Z']]}}
```


```
gro = ROCompiler()
lnode = gro.loadLib('JSON/tt0p8v25c_ccs.json')
gro.baseGateInfo(lnode,cell='ND2D1')

cfg1 = gro.loadConfig('config.f')
cfg2 = gro.integrityCheck(lnode) # GRO component integrity based on the configuration
```



Configuration

```
#%% RO components
enGate = { # ND2 enable gate
    'name':'NAND2V1',
    'en' : 'A2',
    'in' : 'A1',
    'out' : 'ZN'
invGate = { # inversion for ripple counter
    'name': 'INV1',
    'in' : 'I',
    'out' : 'ZN'
cntDFF = { # counter DFF
    'name' :'DQV1E',
    'clock' : 'CK',
    'in'
                      Ripple Counter Bits
    'out'
            : 'Q',
    'bits'
                                    in/out pin list
                     Period (ps)
delayLine = {
        # num: cell, period(ps), inPins, outPins
        'DL0': ['INVD1', 1000, [],[]]
        'DL1': ['ND2D1', 1000, [],[]],
        'DL2': ['NR2D1', 1000, [],[]],
```







Metric Extraction

Derive a converged


transition

FO4 := 4*pin cap


```
# grab transition & load of base gate
def baseGateInfo(self,lnode,cell=None,trans=0.05):
                                                                             Given an operation transition
    cell = self.enGate['name'] if cell==None else cell
                                                                              ~50ps
    cnode = self.get cell(lnode,cell)
    cap = self.lookup cell pincap(cnode)
    F04 = cap*4 # F04
   ta = trans
   for ii in range(6): # grab converged transition
        tr = self.lookup_cell_timing(cnode, 'rise_transition', trans=ta, load=F04)
        tf = self.lookup cell timing(cnode, 'fall transition', trans=ta, load=F04)
        ta = (tr+tf)/2 # averaged rise & fall transition
    return ta, FO4
# read liberty from CCS
lnode = gro.read lib('tt0p8v25c ccs.lib')
# read liberty from JSON
lnode = gro.load json('tt0p8v25c ccs.json')
# grab referenced transition & load condition, FO4(ND2)
gro.baseGateInfo(lnode,cell='ND2D1')
# integrity check of the necessary GRO components, specified in the configuration
gro.integrityCheck(lnode)
```



Verilog Module




Control Signal (Local Ring)






Control Signal (Gross Ring)





APR Hardening Guideline



- I. Arrange delay-line (DL) in vertical
- 2. Fold DLs into even columns
- 3. Spread DL cells evenly
- 4. Stagger DLs evenly

Example

DL1	DL3	DL2	DL4
DL2	DL4	DL1	DL3

Avoid placing cells in the same row, causing high current (stagger RO, stagger delay-line)



Test Plan – Voltage/Temperature Collection

```
// Voltage & RO characterization
Temperature: {-40, 25, 85, 125} begin
    Voltage Sweep: 0.7Vdd~1.3Vdd, Step 20mV begin
         Chain-Selection: 0~3 begin
              Dump RO<sub>1~N</sub> counter: loop x3
         end
    end
                                               RO_1
end
                                               RO_N
                                       Voltage
                       Temperature
                                              Voltage
```

