

notes for end-user:
RAW1 should be set to 1.87 V measured at the board (which is ~8.1 V at the other end of a 24 m long 18 AWG cable)
RAW2 should be set to 3.15 V measured at the board (which is ~7.6 V at the other end of a 24 m long 16 AWG cable)
RAW3 should be set to 4.33 V measured at the board (which is ~8.1 V at the other end of a 24 m long 20 AWG cable)
the 2mm jumpers on SCROD revB are closed=
to run the board in Belle-II mode, all jumpers should be removed/open; see other sheets for more info on benchtop use
progress / timeline:
2013-11 (mechanical mockup):
holes for vertical mini-USB connector are too small (fixed in January 2014)
maybe switch to actual press-fit holes since they're otherwise very close to the thermal wall landing
the JTAG connector outline is slightly wrong
need mounting holes in FMC decal
2014-01:
defined FPGA schematic symbol and power pins
2014-02:
wired up LT3055 and LT3086 linear voltage regulators
2014-03:
rotated FPGA and adjusted power pours accordingly (went to 10 layer board)
2014-04:
wired up USB transceiver to PS MIO pins
LPDDR2 RAM
added 330 Ohm; [ug470 page 24 says we could use a 330 Ohm resistor on DONE; do we need to (wording is unclear in datasheet)]
fixed connectivity problem (PS_ENABLED AND PL_ENABLED were unconnected)
fixed error on FMC mosfet logic
added extra stage of isolation between PS_AND_PL_POWERED and INIT so FPGA doesn't de-power other boards during programming
added connections to FMC LPC to mimic the first set of MGT lanes to pseudo-carrier
LT3055 needs a minimum of 2V in; swapped several RAW1's going into LT3055s for RAW2's
wire up another MGT channel to the FMC board
set voltage resistors were wrong in several places; fixed
running start-up logic on 2.5V instead of RAW2
added pfet+nfet to each LT3055/LT3086 to ensure supplies come on sequentially
boot mode pull-up/downs (re-purposed a DIP switch for QSPI/JTAG mode; PS PLL disabled)
used JTAG cable presence detect to change JTAG mode (followed ug593 page 16)
do we need termination resistors to calibrate DCI on VRP/VRN on banks 33, 34, 35? ug471 page 47 says no for LVDS
not sure how to handle sequencing of PS_POR and PS_CLOCK in JTAG mode, so added DNI resistors to select, and wired one to a PL IO
added mounting holes to FMC decal
added logic so that all three supplies must be at least 0.5 V before anything on the board will power on
added LED for DONE pin, and each stage of the supply sequencing to indicate which are not working
added DIP switch to enable LEDs
made connections from HR banks to FMC connector
changed to press-fit holes for SFP+, and made board cutouts smaller
added muxtree for CAL and connected it to board-to-board connector
'348 was not enabled; fixed
PL_IS_POWERED was not pulled up; fixed
made LVDS TDO a 1 by default instead of a 0
removed p-fet for Vref on FMC connector (comes from 2V5_VCCO)
removed JTAG demultiplexers; shorted JTAG header pins to LVDS-to-single-ended outputs; JTAG cable header pin 13 disables LVDS-to-single-ended outputs (high Z)
FMC board now in JTAG chain, when FMC_PRESENT is low
added bypass resistor to omit FPGA on SCROD from chain (for testing carriers standalone)
changed DIP switches to 2mm jumper headers (so we can enable various functions in situ without soldering; additional J2-A connected to PS and J2-B connected to PL)
switched GTX regulators to LT3086es (current draw will be more than 500mA) drawing from RAW1 (this saves >5W); changed RAW1 to 1.7V (so we can run 1.2V regulators on it)
added some logic to ensure the 2V5 and 3V3 regulators are power-good before allowing the rest of the regulators to sequence
removed LED for 2V5/3V3 = not up, as it relied on them being up...
2014-05:
removed unwanted parallel output terminator for TTL_TRIG_OUT; rewired it to be a series source termination
added cdclvdl208 2:8 lvds fanout buffer for incoming clock/board clock to 5 FPGAs' MGT clock inputs; rewired MGT clock fanout correspondingly
swapped LA31 and LA01_CC from FMC so LA01_CC goes into a MRCC
swapped GTX duals to shorten trace lengths
swapped 0402 (1/16W) termination resistors for 1206 (1/2W)
made cal fanout tree
carrier0_present was pulled up twice (fixed), as was FMC_PRESENT
realized someone might sell a part that is a non-inverting buffer with open-drain (TI sells a dual in a SC-70-6 package); this saves components and board area
q28 and q29 form a nice power-to-ground short if the gate voltage is between 0.6V and 1.9V...; replaced with the "spare" digital buffer
determined dielectric stackup, trace thicknesses and spacing for differential pairs and single-ended signals on top and inner routing layers
realized discrete digital buffer can't drive 50 Ohms, switched to a pair of transistors and inverted signal name
had many sch to pcb "database connection problems" that had to be fixed...
wired extra clock fanout outputs to MRCC inputs on FPGA
added part numbers to all components to ease creation of BoM
fit all components on board (preliminary placement); xilinx recommendations for decoupling caps changed considerably...
rearranged IO placement to ease board routing
expanded breadboard size to fill available space
re-grouped connections on board-to-board connectors to ease routing on carrier revE
nudged things around a bit in layout; fixed MSOP-16 footprint, as it did not match a part in hand
2014-06:
rewired some things to help with layout
added 2 sets of GTX connections to boardstack connectors; added GTX clock from boardstack connectors; rewired some things to help with layout
gave up trying to appease autorouter and manually routed the GTX pairs and the FMC connector manually
manually routed clock fanout traces so all carriers should get a nearly in-phase clock; rewired some things to aid layout
2014-07:
change CG78 & CG79 from 100nF to 100pF (now called CM1 and CM2)
add 4V regulator for cal amps, as well as connection to board-to-board connector
added test point for PS_CLOCK in case we have to drive it externally
matched trace lengths for LPDDR2 byte banks; lengthened clock traces so all signals arrive before clock
changed pad size from 0.6mm to 0.45mm as recommended by ug865 page 80; stopped using soldermask defined pads
took unused 127 MHz output and divided it with flip-flips to drive PS_CLOCK
swapped power for one of the dual digital buffers to come from 2V5_MIO
added 2.5V to keying to help save pullup resistor space on carrier boards
added pullup to temperature sensor output
finished routing board
back-annotated a few part numbers that were wrong in the BoM
2014-08:
changed lmh6659 to buf602 due to higher bandwidth measurement @ 4V

layer stackup:

1.4 mils copper (top; components and routing)
3.15 mils
1.4 mils copper (ground plane)
8 mils
1.4 mils copper (routing)
8 mils
1.4 mils copper (ground plane)
3.15 mils
1.4 mils copper (power plane)
3.15 mils
1.4 mils copper (power plane)
3.15 mils
1.4 mils copper (power plane)
3.15 mils
1.4 mils copper (power plane)
3.15 mils
1.4 mils copper (ground plane)
8 mils
1.4 mils copper (routing)
8 mils
1.4 mils copper (ground plane)
3.15 mils
1.4 mils copper (bottom; components and routing)

C = 0.47 uF
CA = 4.7 uF
CB = 47 uF
CC = 10 nF
CD = 100 uF ???
CF = 680 uF polarized
CG = 0.1 uF
CH = 10 uF 0603
CJ = 270 pF
CK = 12 pF
CL = 22 uF 0603
CM = 100 pF

R = 10k
RA = 15.4k
RB = 100
RC = 200k
RD = 60.4k
RE = 121
RF = 40.2k
RG = 121k
RH = 12k
RJ = 16k
RK = 7.150k
RL = 1k
RM = 196k
RN = 61.9k
RP = 280k
RQ = 340k
RR = 13.7k
RS = 4.7k
RT = 50
RU = 7.5k
RV = 1
RW = 8.06k
RY = 40
RZ = 240
RAA = 330
RAB = 57.6k
RAC = 20k
RAD = 57.6
RAE = 374
RAF = 50 (1/2W 1206)
RAG = 75
RAH = 174
RAJ = 69.8


notes for designer:
ug585 page 618 says the 7z045 needs 106,571,232 bits of configuration memory for the PL
unsure CDC pins can be left floating in LT3086 (seems okay in LTspice)
PWRBAD pin on LT3055 seems to not be held low while in shutdown...
there is no info on how much power the MGT/GTX use per quad (need post-implemenation spreadsheet)

institution:	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
title:	SCROD
revision:	B
IDLAB design #:	IDL_14_002
circuit design:	MZA, JLB, KAN, KRO, GV, BK, LW
PCB design:	MZA
sheet #:	1 of 11
sheet description:	NOTES
date last modified:	2014-08-01

outstanding questions:
is the "filter" for the fiber transceiver power acting as a useful filter? (replaced the inductor with a 1 Ohm resistor)
need to look into termination for the JTAG signals (ug470 page 60 says TCK must be terminated)
to keep the device reliable for 10 years, we might need a heatsink (ug865 page 65) to couple the die temperature to the board better than the FFG900 package does by itself
need to check footprints


things for SCROD revB2:
add signals down boardstack to indicate power-up status
maybe add a way to disable the cal signal from propagating?
maybe add a temperature sensor near the thermal wall
the 200k could be replaced with the (already used) 196k

all three supplies must be on for anything on the board to be powered




```
this 2.5V regulator supplies:
oscillator (70 mA)
various pull-ups (1 mA)
humidity sensor (1 mA)
QSPI flash (100 mA)
supply sequencing logic
```


```
this 3.3V regulator supplies:
USB (12 mA)
QSPI flash (100 mA)
both fiber transceivers (470 mA)
JTAG LVDS receiver (20 mA)
protection diodes shunt here
FMC board 3.3V (AUX3.3V always and FMC3.3V via mosfet)
```




this one must stay as discrete transistors due to the rail




J2-D closed to enable LEDs




closed = PS disabled	
S_DISABLE	2 1 0





closed = wait for PL power before powering PS



closed = PL disabled




closed = start PL immediately (ignore s




RC12 is to discharge CG61 so power cycling the board is enough to reset this flip-flop


PS_IS_POWERED	PL_IS_POWERED	PS_AND_PL_ARE_POWERED	INIT
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1

```
BOARD_HAS_BEEN_POWERED
1 for at least first 1 ms after 2V5 supply is stable
0 after the first time PS_AND_PL_ARE_POWERED is pulsed
```





1400 mA power-on current (on top of quiescent)






institution:	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
title:	SCROD
revision:	B
IDLAB design #:	IDL_14_002
circuit design:	MZA, JLB, KAN, KRO, GV, BK, LW
PCB design:	MZA
sheet #:	6 of 11
sheet description:	FMC_LPC_CONNECTOR_BREADBOARD
date last modified:	2014-08-01



gigabit connections between SCROD and each carrier board

gigabit connections to backend HSLB and FMC daughtercard




note: GTX clocks from 110 can be used on the 111; clocks from 112 can be used on the 111; but 110 clocks can't be used on the 112 and vice versa

GTX clocks via fabric are not recommended due to noise on VccINT and VccAUX
<http://www.xilinx.com/support/answers/53500.htm>



each AFBR-57D7APZ uses 235mA

trig_present and data_present need PULLUP enabled in FPGA

data_tx_fault and trig_tx_fault need PULLUP enabled in FPGA





ug476 page 304 says we should leave unused gtx clock inputs floating



institution: University of Hawai'i at Manoa
High Energy Physics Group
Instrumentation Development Lab

title: SCROD
revision: B
IDLAB design #: IDL_14_002
circuit design: MZA, JLB, KAN, KRO, GV, BK, LW
PCB design: MZA

sheet #: 8 of 11
sheet description: FIBER_OPTIC_TRANSCEIVERS
date last modified: 2014-08-01



institution:	University of Hawai'i at Manoa High Energy Physics Group Instrumentation Development Lab
title:	SCROD
revision:	B
IDLAB design #:	IDL14_002
circuit design:	MZA, JLB, KAN, KRO, GV, BK, LW
PCB design:	MZA
sheet #:	11 of 11
sheet description:	PL_CONNECTIONS_FPGA_ANALOG_INPUT
date last modified:	2014-08-01