Verilog SPI master and slave
Verilog Makefile
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Failed to load latest commit information.
Makefile
spi_master.v
spi_slave.v
tb.v