

# **75X SERIES**

## **4-BIT SINGLE-CHIP MICROCONTROLLER**

### **Selection Guide, Version 12**

**EEPROM is a trademark of NEC Corporation.**

**FIP is a trademark of NEC Corporation.**

**MS-DOS is a trademark of Microsoft Corporation, USA.**

**IBM DOS, PC/AT, PC DOS are trademarks of International Business Machines Corporation, USA.**

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

The application circuits and their parameters are for references only and are not intended for use in actual design-in's.

**The information in this document is based on documents issued in XXXXXX, 19XX at the latest. The information is subject to change without notice. For actual design-in, refer to the latest publications of data sheet, etc., for the most up-to-date specifications of the device.**

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

## PREFACE

Because of their excellent cost performance, 4-bit microcontrollers are used in various equipment from consumer products such as video cassette recorders, audio sets, television sets, and microwave ovens to industrial equipment such as copiers, telephones, and dashboards.

NEC has commercialized high-performance original devices as a pioneer of the industry since developing the first 4-bit microcontrollers, the mCOM-4, in Japan in 1973. Next, NEC released the 75X series, which adapts state-of-the-art architecture and advanced process technology for drastic improvement in performance.

The 75X series are epoch-making 4-bit microcontrollers having the controllability peculiar to 4-bit microcontrollers and arithmetic operation functions equivalent to those of 8-bit microcontrollers.

The Selection Guide introduces the 75X series features, product line-up, development tools, etc.

## CONTENTS

<b>1. NEC 4-BIT MICROCONTROLLERS AND 75X SERIES ...</b>	<b>1</b>
<b>2. 75X SERIES FEATURES ...</b>	<b>3</b>
2.1 Hardware Features ...	4
2.2 Software Features ...	6
<b>3. 75X SERIES PRODUCT DEVELOPMENT ...</b>	<b>7</b>
3.1 75X Series Product List ...	8
3.2 Product Map (ROM Development) ...	10
<b>4. 75X SERIES APPLICATIONS ...</b>	<b>12</b>
<b>5. 75X SERIES PRODUCTS ...</b>	<b>14</b>
5.1 General Purpose Series ( $\mu$ PD750 $\times\times$ ) ...	15
5.1.1 General purpose with A/D converter ...	15
5.2 Control Series ( $\mu$ PD751 $\times\times$ ) ...	18
5.2.1 Control ...	18
5.2.2 Low voltage, high-speed control ...	21
5.2.3 F product + low voltage ...	25
5.3 LCD Drive Series ( $\mu$ PD753 $\times\times$ ) ...	29
5.3.1 LCD driving ...	29
5.4 Submicrocontroller Series ( $\mu$ PD754 $\times\times$ ) ...	32
5.5 Control Series (using on-chip A/D Converter) ( $\mu$ PD755 $\times\times$ ) ...	35
5.5.1 Control (using on-chip A/D converter) ...	35
5.5.2 Control (using on-chip A/D converter) + high speed ...	38
<b>6. 75X SERIES INSTRUCTION SET ...</b>	<b>41</b>
<b>7. 75X SERIES APPLICATION EXAMPLES ...</b>	<b>51</b>
<b>8. 75X SERIES DEVELOPMENT TOOLS ...</b>	<b>57</b>
8.1 Debugging Tools ...	58
8.1.1 In-circuit emulators ...	58
8.1.2 Development tool list ...	60
8.2 Language Processor ...	62
8.3 PROM Write Tools ...	63
8.3.1 Types and functions ...	63
8.3.2 PROM programmer adapter list ...	64
8.4 About IBM PC OS ...	67

<b>9. 75X SERIES DOCUMENT LIST ...</b>	<b>68</b>
9.1 Documents for 75X Series Common ...	68
9.2 Documents for Individual Products ...	68
9.3 Development Tool Relevant Documents (User's Manuals) ...	71
9.3.1 Hardware ...	71
9.3.2 Software ...	72
<b>10. PROCEDURE FOR ORDERING MASK ROM ...</b>	<b>73</b>

## 1. NEC 4-BIT MICROCONTROLLERS AND 75X SERIES

NEC 4-bit microcontrollers development can be classified into four generations, as shown in Figure 1-1.


The mCOM-4 of the first generation and the mCOM-43 of the second generation proved that 4-bit microcontrollers were applicable to various devices and were LSIs indispensable to downsizing and adding value to devices.

The high performance, power saving, and on-chip peripheral hardware of 4-bit microcontrollers became indispensable for obtaining high performance, downsizing, and power saving for application devices. Next, the mPD7500 series of the third generation was released. This series has the features of high performance and low power consumption. Various peripheral hardware devices are mounted on a single chip. About 30 product types are commercialized.

However, multifunctional application equipment require faster, higher-performance 4-bit microcontrollers containing mass memory. Fortunately, LSI production technology is progressing at a remarkable rate and these requirements can be met. The 75X series has been developed by adopting a new 4-bit microcontrollers architecture that expands the mPD7500 series.

The 75X series contains all the functions of the mPD7500 series and provides full continuity from the mPD7500 series. Thus, the mPD7500 series application programs can be easily modified for the 75X series.

**Figure 1-1. 4-bit Microcomputer Development**



**Remark** The performance of the highest-performance product in each series is indicated in the box.

[MEMO]

## 2. 75X SERIES FEATURES

The basic features of the 75X series are as follows:

- (1) Enhancement of addressing capability
  - ROM : 64 K × 8 bits MAX.
  - RAM : 4 K × 4 bits MAX.
- (2) High-speed instruction execution (0.67  $\mu$ s)
- (3) Improvement of peripheral hardware expansion and expansibility
- (4) Drastic improvement of instruction functions
- (5) Maintenance of inheritance from the  $\mu$ PD7500 series

The 75X series has been especially contrived to provide these features. The hardware and software features of the 75X series are described below.






### (3) General purpose registers

A maximum of 16 general purpose register banks each consisting of eight 4-bit registers X, A, B, C, D, E, H, and L can be contained. These are mapped in the data memory and can be handled by executing general purpose register handling instructions and data memory manipulating instructions. The registers can also be paired as 8-bit registers XA, BC, DE, and HL for handling.

An appropriate number of register banks are mounted on a chip according to the product type. Figure 2-2 shows the general purpose register configuration

**Figure 2-2. General Purpose Register Configuration**



### (4) High-speed operation and low power consumption

The 75X series enables an instruction cycle 0.67  $\mu$ s or less. Since the instruction cycle time can be changed under the program control, if the supply voltage lowers, operation can also be changed to low-speed operation to continue processing. The standby mode is HALT or STOP. In the HALT or STOP mode, CPU operation can be stopped by a program and restarted by an interrupt signal; intermittent operation can be performed.

Thus, the 75X series is designed to enable high-speed operation and low power consumption at the same time.

### (5) Interrupt function

A maximum of seven vector tables can be specified and each can contain two interrupt sources. Thus, a maximum of 14 interrupt sources can be contained. Appropriate interrupt sources are contained for each product type.

Products that contain several register banks have an automatic register bank switching function for when vectored interrupts are executed. Thus the interrupt service routine does not need save or restore the registers.

The 75X series is thus designed to enhance the number of interrupt sources, interrupt responsiveness, etc.

### (6) Expansibility of on-chip peripheral hardware

The 75X series adopts the memory mapped I/O system to separate the CPU part and peripheral hardware part. Thus, as many peripheral devices having various functions as required can be mounted.

## 2.2 Software Features

### (1) Addressing mode and accumulators

Since peripheral hardware is mapped in the data memory space, instructions are described centering on the general purpose registers and data memory. As described above, the general purpose registers can be specified in 4-bit or 8-bit units. On the other hand, the data memory can be addressed in 1-bit, 4-bit, or 8-bit units.

The accumulators on which data processing centers are the CY flag (1-bit accumulator), A register (4-bit accumulator), and XA register (8-bit accumulator). Thus, programs can be described as desired according to the bit length of the data to be processed.

### (2) Instruction set features

#### a. 4-bit handling instructions

The 75X series 4-bit handling instructions are based on the  $\mu$ PD7500 series instruction set. Thus, the  $\mu$ PD7500 series programs can be easily modified for the 75X series.

#### b. 8-bit handling instructions

75X series 8-bit handling instructions enable transfer, comparison, operations, increment, and decrement, and match 8-bit microcomputer instructions in data processing.

#### c. 1-bit handling instructions

The 75X series enables direct specification of a bit address for set, clear, or test. Thus, programs can be described simply in an easy-to-understand manner. If the carry flag is used as a 1-bit accumulator, the accumulator and specified bit can be ANDed, ORed, or exclusive-ORed (Boolean algebra operations). Complicated decision processing can also be described simply according to logical expressions. Programmer load is reduced and programs are also executed efficiently.


#### d. GETI instruction

Any 2-byte and 3-byte instructions predefined on a table are read and executed by a 1-byte GETI instruction. 48 instructions can be defined in total. The program size can be drastically reduced by making the most of the GETI instruction.

### 3. 75X SERIES PRODUCT DEVELOPMENT

- (1)  $\mu$ PD750xx series (General purpose)
- (2)  $\mu$ PD751xx series (Control)
- (3)  $\mu$ PD753xx series (LCD driver)
- (4)  $\mu$ PD754xx series (Submicrocontroller)
- (5)  $\mu$ PD755xx series (Control, with on-chip A/D converter)

**Figure 3-1. 75X Series Product Development**



### 3.1 75X Series Product List

#### (1) $\mu$ PD750 $\times\times$ series (General purpose)

Part number	ROM $\times$ 8	RAM $\times$ 4	I/O	Package	PROM version
$\mu$ PD75064	4K	512	32	42-pin SDIP 44-pin QFP (10 $\times$ 10 mm)	$\mu$ PD75P068 (8K)
$\mu$ PD75066	6K				
$\mu$ PD75068	8K				

#### (2) $\mu$ PD751 $\times\times$ series (Control)

Part number	ROM×8	RAM×4	I/O	Package	PROM version
μPD75104	4K	320	58	64-pin SDIP 64-pin QFP (14×20 mm)	μPD75P108B (8K)
μPD75106	6K				
μPD75108	8K	512			μPD75P116 (16K)
μPD75112	12K				
μPD75116	16K				
μPD75104A	4K	320		64-pin QFP (14×14 mm)	—
μPD75108A	8K	512		64-pin QFP (14×20 mm)	μPD75P108B <sup>Note</sup> (8K)
μPD75108F	8K				μPD75P116 <sup>Note</sup> (16K)
μPD75112F	12K				
μPD75116F	16K				
μPD75116H	16K	768		64-pin QFP (12×12 mm) (14×14 mm)	μPD75P117H (24K)
μPD75117H	24K				

**Note** It differs from  $\mu$ PD751 $\times\times$ F in some of its electrical characteristics.

#### (3) $\mu$ PD753 $\times\times$ series (LCD driver)

Part number	ROM $\times$ 8	RAM $\times$ 4	I/O	Package	PROM version
$\mu$ PD75304	4K	512	40	80-pin QFP (14 $\times$ 20 mm)	$\mu$ PD75P308 (8K)
$\mu$ PD75306	6K				
$\mu$ PD75308	8K				
$\mu$ PD75304B <sup>Note</sup>	4K			80-pin QFP (14 $\times$ 14 mm) (14 $\times$ 20 mm) 80-pin TQFP (12 $\times$ 12 mm)	$\mu$ PD75P316A (14 $\times$ 20 mm, 16K) $\mu$ PD75P316B (12 $\times$ 12 mm, 14 $\times$ 14 mm, 16K)
$\mu$ PD75306B <sup>Note</sup>	6K				
$\mu$ PD75308B <sup>Note</sup>	8K				

**Note** The  $\mu$ PD75304B, 75306B and 75308B are low-voltage operation version of the  $\mu$ PD75304, 75306 and 75308, respectively ( $V_{DD} = 2.0$  to 6.0 V).

**(4)  $\mu$ PD754 $\times\times$  series (Submicrocontroller)**

Part number	ROM $\times$ 8	RAM $\times$ 4	I/O	Package	PROM version
$\mu$ PD75402A	2K	64	22	28-pin DIP 28-pin SDIP 44-pin QFP (10 $\times$ 10 mm)	$\mu$ PD75P402 (2K)

**(5)  $\mu$ PD755 $\times\times$  series (Control, with on-chip A/D converter)**

Part number	ROM×8	RAM×4	I/O	Package	PROM version
μPD75512	12K	512	64	80-pin QFP (14×20 mm)	μPD75P516 (16K)
μPD75516	16K				μPD75P518 (32K)
μPD75517	24K				
μPD75518	32K				

### 3.2 Product Map (ROM Development)

Series		ROM Typical product	2K	4K	6K	8K	12K	16K	24K	32K
General purpose ( $\mu$ PD750xx)										
	with A/D	$\mu$ PD75068		○	○	⊙				
Control ( $\mu$ PD751xx)		$\mu$ PD75108		○	○	⊙	○	⊙		
	lower voltage higher speed	$\mu$ PD75108F				○	○	○		
	$\mu$ PD75108F+low-voltage	$\mu$ PD75116H						○	⊙	
LCD driving ( $\mu$ PD753xx)		$\mu$ PD75308		○	○	⊙		Δ		
Submicrocontroller ( $\mu$ PD754xx)		$\mu$ PD75402A	⊙							
Control ( $\mu$ PD755xx) on-chip A/D		$\mu$ PD75516					○	⊙		
	with higher speed	$\mu$ PD75518							○	⊙

**Remark** ○: Mask versions only

⊙: Mask versions and PROM versions

Δ : PROM versions only

[MEMO]



#### 4. 75X SERIES APPLICATIONS

Application  Product type	VCR			Audio				Communication				Automotive electronics		Others					
	Timer, tuner	System control	Camera	Tape deck	Tuner	Car stereo	CD player	DAT	Multifunctional telephone	Radio equipment	Cellular phone	Pager	Dash-board	Trip computer	ECR	Vending machine	Camera	Home electronics	Musical instrument
General purpose (μPD750xx)	○		○	○		○	○	○	○	○	○	○				○	○	○	○
Control (μPD751xx)		○	○	○		○	○	○	○	○	○	○	○	○		○	○	○	○
LCD drive (μPD753xx)			○		○	○	○	○	○	○	○	○	○	○			○	○	
Submicrocontroller (μPD754xx)				○		○	○	○		○	○		○	○	○	○	○	○	○
Control (on-chip A/D) (μPD755xx)	○	○	○	○		○	○	○	○	○	○	○	○	○		○	○	○	○

[MEMO]

## 5. 75X SERIES PRODUCTS

Series	Title	Applicable product type	Page
General purpose	General purpose + A/D converter	$\mu$ PD75064, 75066, 75068, 75P068	p. 15
Control	Control	$\mu$ PD75104, 75106, 75108, 75112, 75116, 75104A, 75108A, 75P108B, 75P116	p. 18
	Low voltage, high speed control	$\mu$ PD75108F, 75112F, 75116F	p. 21
	F product + low voltage	$\mu$ PD75116H, 75117H, 75P117H	p. 25
LCD drive	LCD driving	$\mu$ PD75304, 75306, 75308, 75304B, 75306B, 75308B, 75P308, 75P316A, 75P316B	p. 29
Submicrocontroller	Submicrocontroller	$\mu$ PD75402A, 75P402	p. 32
Control (on-chip A/D converter)	Control (with on-chip A/D converter)	$\mu$ PD75512, 75516, 75P516	p. 35
	Control (with on-chip A/D converter) + high speed	$\mu$ PD75517, 75518, 75P518	p. 38

## 5.1 General Purpose Series ( $\mu$ PD750xx)

### 5.1.1 General purpose with A/D converter

**Applicable products:**  $\mu$ PD75064, 75066, 75068, 75P068


This series provides high general purpose microcontrollers, each of which contains input/output ports, serial interface, timers, watch timer, interrupt function, watch subclock oscillator, A/D converter, etc. These microcontrollers provide all standard microcontroller functions, and thus can be used as standard microcontrollers in every field.

#### [Features]


- Contains A/D converter that can operate at low voltage.
  - 8-bit resolution  $\times$  8 channels (successive approximation)
  - Power supply voltage :  $V_{DD} = 2.7$  to  $6.0$  V
- I/O ports : 32 lines
- Provides the on-chip PROM version that can operate at the same supply voltage as a mask ROM version
  - $\mu$ PD75P068 (one-time PROM)

#### [Applications]

Home electronic appliances, cameras, air conditioners, fan heaters, sphygmomanometers, measuring instruments, etc.



## Block Diagram



**Note** The pin name enclosed in parentheses applies to the  $\mu$ PD75P068.

**Caution** The internal ROM and RAM capacities vary depending on the product.

**[Function List]**

Part number		$\mu$ PD75064/75066/75068	$\mu$ PD75P068
Item			
ROM (bytes)		4K/6K/8K (mask ROM)	8K (one-time PROM)
RAM ( $\times$ 4 bits)		512	
General purpose register		4 bits $\times$ 8 or 8 bits $\times$ 4	
Instruction cycle		0.95, 1.91, or 15.3 $\mu$ s (main system clock: During 4.19-MHz operation) 122 $\mu$ s (subsystem clock: During 32.768-kHz operation)	
Input/ output port	Total	32	
	CMOS input	12 (seven lines can be pulled up by software)	
	CMOS input/output	12 (four lines can be pulled up by software and can drive LED directly)	
	N-ch open-drain input/output	8 (which are 10-V withstanding, can be pulled up by mask option and can drive LED directly)	Same as left (except that no mask option is provided)
A/D converter		<ul style="list-style-type: none"> <li>8-bit resolution <math>\times</math> 8 channels (successive approximation)</li> <li>Can operate at low voltage: <math>V_{DD} = 2.7</math> to 6.0 V</li> </ul>	
Timer/counter		Three channels $\left\{ \begin{array}{l} \bullet \text{ 8-bit timer/event counter} \\ \bullet \text{ 8-bit basic interval timer} \\ \bullet \text{ Watch timer} \end{array} \right.$	
Serial interface		<ul style="list-style-type: none"> <li>NEC standard serial bus interface (SBI) or clocked serial interface (3-line system) can be selected.</li> </ul>	
Interrupt	External	<ul style="list-style-type: none"> <li>Three vectored interrupts</li> <li>One test input</li> </ul>	
	Internal	<ul style="list-style-type: none"> <li>Four vectored interrupts</li> <li>One test input</li> </ul>	
Power supply voltage		$V_{DD} = 2.7$ to 6.0 V	
Operating ambient temperature		$T_a = -40$ to $+85^{\circ}\text{C}$	
Package		<ul style="list-style-type: none"> <li>42-pin plastic shrink DIP (600 mil)</li> <li>44-pin plastic QFP (10 <math>\times</math> 10 mm)</li> </ul>	

## 5.2 Control Series ( $\mu$ PD751xx)

### 5.2.1 Control

**Applicable products:**  $\mu$ PD75104, 75106, 75108, 75112, 75116, 75104A, 75108A, 75P108B, 75P116

This series has been developed for application to machine control of consumer equipment system control and partial control of office automation equipment, automobiles, etc. For this purpose, it features an increased number of timers and improved input/output port function and interrupt function as compared with the  $\mu$ PD7508H, which is a  $\mu$ PD7500 series control product.

The  $\mu$ PD75104A and 75108A have been developed particularly for application to very small devices such as cameras and video camcorders. They use small package and an increased number of internal pull-up resistors (mask option).




#### [Features]

- Instruction execution time variable function useful for highspeed operation and power saving.
  - 0.95, 1.91, or 15.3  $\mu$ s (during 4.19-MHz operation)
- Powerful internal hardware
  - Timer: Three channels
  - Serial I/O: One channel
  - Interrupt sources: Seven
  - Various input/output ports: 58 lines
- Available as series of products with different internal memory capacities.
- PROM versions are provided:
  - $\mu$ PD75P108B (one-time PROM, EPROM)
  - $\mu$ PD75P116 (one-time PROM)

#### [Applications]

Video cassette recorders, audio equipment, telephones, cameras, radio equipment, home electric appliances, etc.

## Block Diagram



**Note** The pin name enclosed in parentheses apply to  $\mu$ PD75P108B and 75P116.

**Caution** The internal ROM capacity and RAM capacity vary depending on the product.



# [Function List]

Part number		$\mu$ PD75104/106/108/112/116	$\mu$ PD75104A/108A	$\mu$ PD75P116	$\mu$ PD75P108B
Item					
ROM (bytes)		4K/6K/8K/12K/16K (mask ROM)	4K/8K (mask ROM)	16K (One-time PROM)	8K (PROM <sup>Note 1</sup> )
RAM (× 4 bits)		320/320/512/512/512	320/512	512	
General purpose register		(4 bits × 8) × 4 banks or (8 bits × 4) × 4 banks			
Instruction cycle		0.95, 1.91, or 15.3 $\mu$ s (main system clock: During 4.19-MHz operation)			
Input/ output port	Total	58			
	CMOS input	10 (also used for INT and SIO) <sup>Note 2</sup>		Same as left except that no mask option is provided	
	CMOS input/output	32 (which can drive LEDs directly) <sup>Note 2</sup>			
	N-ch open-drain input/output	12 (which can drive LEDs directly, are 12-V withstanding, and can be pulled up by mask option)			
	Analog input	4 (4-bit precision)			
Timer/counter		Three channels $\left\{ \begin{array}{l} \bullet \text{ 8-bit timer/event counter} : \text{Two channels} \\ \bullet \text{ 8-bit basic interval timer} : \text{One channel} \end{array} \right.$			
Serial interface		<ul style="list-style-type: none"><li>MSB or LSB can be selected for the data transfer top bit.</li><li>Serial bus configuration is enabled.</li></ul>			
		Multiple interrupts are enabled by hardware.			
Interrupt	External	<ul style="list-style-type: none"><li>Three vectored interrupts</li><li>Two test inputs</li></ul>			
	Internal	<ul style="list-style-type: none"><li>Four vectored interrupts</li></ul>			
Instruction set		<ul style="list-style-type: none"><li>1-bit data set, reset, test, and Boolean operations</li><li>4-bit data transfer, operations, increment and decrement, and comparison</li><li>8-bit data transfer, operations, increment and decrement, and comparison</li></ul>			
Power supply voltage		$V_{DD} = 2.7$ to $6.0$ V		$V_{DD} = 5$ V ± 10 %	$V_{DD} = 2.7$ to $6.0$ V
Operating ambient temperature		$T_a = -40$ to $+85^{\circ}\text{C}$			
Package		<ul style="list-style-type: none"><li>64-pin plastic shrink DIP (750 mil)</li><li>64-pin plastic QFP (14 × 20 mm)</li></ul>	<ul style="list-style-type: none"><li>64-pin plastic QFP (14 × 14 mm)</li></ul>	<ul style="list-style-type: none"><li>64-pin plastic shrink DIP (750 mil)</li><li>64-pin plastic QFP (14 × 20 mm)</li></ul>	<ul style="list-style-type: none"><li>64-pin plastic shrink DIP (750 mil)</li><li>64-pin plastic QFP (14 × 20 mm)</li><li>64-pin ceramic shrink DIP (750 mil)</li></ul>

**Notes** 1. One-time PROM, EPROM

- Only  $\mu$ PD75104A and 75108A can contain an on-chip pull-up resistor using mask options of four CMOS input and 24 CMOS input/output ports.

### 5.2.2 Low voltage, high-speed control

#### Applicable products: $\mu$ PD75108F, 75112F, 75116F

The  $\mu$ PD751xxF is a high-speed operation version of the  $\mu$ PD751xx at a low voltage. Both products have the same function and their pins are compatible; a set for which high-speed operation is required can be easily operated at a low voltage.

In particular, the  $\mu$ PD751xxF is appropriate for cordless telephone handsets, pagers, etc.

However, note that the  $\mu$ PD751xxF differs from the  $\mu$ PD751xx in the power supply voltage range.

Two types of  $\mu$ PD751xx PROM versions,  $\mu$ PD75P108B and 75P116, can be used for evaluation during system development<sup>Note</sup>.

**Note** The  $\mu$ PD75P108B and 75P116 differ from the  $\mu$ PD751xxF in some of their electrical characteristics.


#### [Features]

- Allows a high-speed operation at low-voltage  
Minimum instruction execution time  $\mu$ PD751xxF: 1.91  $\mu$ s ( $V_{DD} = 2.7$  V)  
 $\mu$ PD751xx : 3.8  $\mu$ s ( $V_{DD} = 2.7$  V)
- Has the same function as the  $\mu$ PD751xx and the pins are compatible
- Power supply voltage : 2.7 to 5.0 V ( $T_A = -40$  to  $+50^\circ\text{C}$ )  
: 2.8 to 5.0 V ( $T_A = -40$  to  $+60^\circ\text{C}$ )
- Package: 64-pin plastic QFP (14 $\times$ 20 mm)
- Development tools common to  $\mu$ PD751xx

#### [Applications]

Cordless telephone handset, pager, portable radio equipment, etc.

## Block Diagram




**Caution** The internal ROM capacity varies depending on the product.

**[Function List]**

Item \ Part number	$\mu$ PD751××F			$\mu$ PD751××		
	$\mu$ PD75108F	$\mu$ PD75112F	$\mu$ PD75116F	$\mu$ PD75108	$\mu$ PD75112	$\mu$ PD75116
Minimum instruction execution time	1.91 $\mu$ S (V <sub>DD</sub> = 2.7 V) 0.95 $\mu$ S (V <sub>DD</sub> = 4.5 V)			3.8 $\mu$ S (V <sub>DD</sub> = 2.7 V) 0.95 $\mu$ S (V <sub>DD</sub> = 4.5 V)		
Power supply voltage	V <sub>DD</sub> = 2.7 to 5.0 V (T <sub>A</sub> = −40 to +50°C) V <sub>DD</sub> = 2.8 to 5.0 V (T <sub>A</sub> = −40 to +60°C)			V <sub>DD</sub> = 2.7 to 6.0 V		
Operating ambient temperature	−40 to +60°C			−40 to +85°C		
Power on reset circuit	None			Contained (mask option)		
Power on flag						
ROM	Mask ROM					
	8K	12K	16K	8K	12K	16K
RAM	512 × 4 bits					
I/O line	58					
Open-drain withstanding	10 V			12 V		
Package	• 64-pin plastic QFP (14 × 20 mm)			• 64-pin plastic QFP (14 × 20 mm) • 64-pin plastic shrink DIP (750 mil)		

Operation range comparison between  $\mu\text{PD751}\times\times\text{F}$  and  $\mu\text{PD751}\times\times$  (main clock of 4.19 MHz and crystal resonator are used)



The portion surrounded by the thick solid line :  $\mu\text{PD751}\times\times\text{F}$


The portion surrounded by the thick broken line:  $\mu\text{PD751}\times\times$

**Note**  $\mu\text{PD751}\times\times$  and  $\mu\text{PD751}\times\times\text{F}$  ( $T_A = -40$  to  $+50$  °C):  $2.7$  V  
 $\mu\text{PD751}\times\times\text{F}$  ( $T_A = -40$  to  $+60$  °C):  $2.8$  V

### 5.2.3 F product + low voltage

**Applicable products:**  $\mu$ PD75116H, 75117H, 75P117H

The  $\mu$ PD751 $\times\times$ H has the same function as the  $\mu$ PD751 $\times\times$ F, and the lowest operation voltage is changed to 1.8 V from 2.7 V. In addition, the  $\mu$ PD751 $\times\times$ H can perform 1.91- $\mu$ s operation at 1.8 V, thus it enables a set required for high speed operation to operate at lower voltage. This device is appropriate for the control of cordless telephone handsets, pagers, etc.




#### [Features]

- Equivalent function and pin compatible with the  $\mu$ PD751 $\times\times$ F
- Allows a high-speed operation at low voltage.
  - Minimum instruction execution time:
    - 1.91  $\mu$ s ( $V_{DD} = 1.8$  V)
    - 0.95  $\mu$ s ( $V_{DD} = 2.7$  V)
- Power supply voltage:
  - 1.8 to 5.5 V ( $T_A = -40$  to  $+60^\circ\text{C}$ )

#### [Applications]

Handsets of cordless telephone, portable radio equipment, pagers, etc.

## Block Diagram



**Notes 1.**  $\mu$ PD75117H and 75P117H only

**2.** The pin name enclosed in parentheses applies to the  $\mu$ PD75P117H.

**Caution** The internal ROM capacity varies depending on the product.

[Function List]

Part number		$\mu$ PD751xx		$\mu$ PD751xxF		$\mu$ PD751xxH			
Item		$\mu$ PD75108	$\mu$ PD75112	$\mu$ PD75116	$\mu$ PD75108F	$\mu$ PD75112F	$\mu$ PD75116F	$\mu$ PD75117H	$\mu$ PD75P117H
ROM (bytes)		Mask ROM						PROM <sup>Note1</sup>	
RAM (x 4 bits)		8K	12K	16K	8K	12K	16K	16K	24K
General purpose register		512						768	
Instruction set		(4 bits x 8) x 4 banks or (8 bits x 4) x 4 banks						75X expansion High-End <sup>Note2</sup>	
Instruction cycle		0.95 $\mu$ s, 1.91 $\mu$ s, or 15.3 $\mu$ s (system clock: During 4.19-MHz operation)							
Minimum instruction execution time		3.8 $\mu$ s ( $V_{DD} = 2.7$ V) 0.95 $\mu$ s ( $V_{DD} = 4.5$ V)		1.91 $\mu$ s ( $V_{DD} = 2.7$ V) 0.95 $\mu$ s ( $V_{DD} = 4.5$ V)		1.91 $\mu$ s ( $V_{DD} = 1.8$ V) 0.95 $\mu$ s ( $V_{DD} = 2.7$ V)			
Total		58							
CMOS input		10							
CMOS input/output		32 (All these lines can drive LEDs directly.)						32 lines (8 of these can drive LEDs directly.)	
N-ch open-drain output		12 (All these lines can drive LEDs directly.)						12 lines	
Withstanding		12 V		10 V		6 V			
Pull-up resistor		On-chip possible with mask option						None	
Analog input		4 (4-bit precision)							
Power-on reset circuit		On-chip (mask option)						None	
Power-on flag									
Power supply voltage		2.7 to 6.0 V		2.7 to 5.0 V ( $T_A = -40$ to $+50^\circ\text{C}$ ) 2.8 to 5.0 V		1.8 to 5.5 V			
Operating ambient temperature		$-40$ to $+85^\circ\text{C}$		$-40$ to $+60^\circ\text{C}$					
Package		<ul style="list-style-type: none"><li>• 64-pin plastic shrink DIP (750 mil)</li><li>• 64-pin plastic QFP (14 x 20 mm)</li></ul>		<ul style="list-style-type: none"><li>• 64-pin plastic QFP (14 x 20 mm)</li></ul>		<ul style="list-style-type: none"><li>• 64-pin plastic QFP (14 x 14 mm)</li><li>• 64-pin plastic QFP (12 x 12 mm)</li><li>• 64-pin ceramic WQFN (<math>\mu</math>PD75P117H)</li></ul>			


Notes 1. One-time PROM, EPROM

2. The  $\mu$ PD75P117H can be used as a 75X High-End by switching 16- or 24-Kbytes mode.




**$\mu$ PD751 $\times\times$ H,  $\mu$ PD751 $\times\times$ F and  $\mu$ PD751 $\times\times$  operation ranges  
(main clock of 4.19 MHz and crystal resonator are used)**

● Comparison between  $\mu$ PD751 $\times\times$ H  
and  $\mu$ PD751 $\times\times$ F



●  $\mu$ PD751 $\times\times$



Surrounded by thick solid line :  $\mu$ PD751 $\times\times$ H  
Surrounded by thick broken line :  $\mu$ PD751 $\times\times$ F


**Note**  $\mu$ PD751 $\times\times$ F ( $T_A = -40$  to  $+50^\circ\text{C}$ ) : 2.7 V  
 $\mu$ PD751 $\times\times$ F ( $T_A = -40$  to  $+60^\circ\text{C}$ ) : 2.8 V  
 $\mu$ PD751 $\times\times$ H : 2.7 V

### 5.3 LCD Drive Series ( $\mu$ PD753 $\times\times$ )

#### 5.3.1 LCD driving

**Applicable products:**  $\mu$ PD75304, 75306, 75308, 75304B, 75306B, 75308B, 75P308, 75P316A, 75P316B

The  $\mu$ PD7530 $\times$  contains an LCD panel controller/driver and features rich hardware which enables easy use, such as serial bus interface (SBI) and key input for standby mode release. The  $\mu$ PD7530 $\times$  is appropriate for devices using LCD display.




#### [Features]

- Instruction execution time variable function useful for high-speed operation and power saving
  - 0.95, 1.91, or 15.3  $\mu$ s (during 4.19-MHz operation)
  - 122  $\mu$ s (during 32.768-kHz operation)
- Contains a programmable LCD controller/driver.
- Contains an NEC standard serial bus interface (SBI).
- Enables watch operation with very low power consumption (5  $\mu$ A TYP.: During 3-V operation)
- Enhanced timer function: Three channels
- Interrupt function attaching importance to application such as remote control reception.
- Each of 31 I/O lines can contain a pull-up resistor.
  - Middle-voltage N-ch open-drain input/output ports: Eight lines
- Low-voltage version products are provided:
  - $\mu$ PD75304B, 75306B, 75308B ( $V_{DD}$  = 2.0 to 6.0 V, LCD drive voltage = 2.0 V to  $V_{DD}$ )
- PROM version products are provided:
  - $\mu$ PD75P308 (one-time PROM, EPROM)
  - $\mu$ PD75P316A (one-time PROM, EPROM)
  - $\mu$ PD75P316B (one-time PROM, EPROM)
- On-chip low-voltage PROMs are provided:
  - $\mu$ PD75P316A ( $V_{DD}$  = 2.7 to 6.0 V)
  - $\mu$ PD75P316B ( $V_{DD}$  = 2.0 to 6.0 V)

#### [Applications]

Video camcorders, compact disc players, telephones, cameras, sphygmomanometers, pagers, etc.

## Block Diagram



**Note** The pin name enclosed in parentheses applies to  $\mu$ PD75P308, 75P316A, and 75P316B.

**Caution** The internal ROM capacity and RAM capacity vary depending on the products.

[Function List]

Item	Part number	μPD75304/306/308	μPD75304B/306B/308B	μPD75P308	μPD75P316A	μPD75P316B
ROM (bytes)		4K/6K/8K (mask ROM)		8K (PROM <sup>Note</sup> )	16K (PROM <sup>Note</sup> )	
RAM (× 4 bits)		512			1024	
General purpose register		4 bits × 8 or 8 bits × 4				
Instruction cycle		0.95, 1.91, or 15.3 μs (Main system clock: During 4.19-MHz operation) 122 μs (Subsystem clock: During 32.768-kHz operation)				
Input/output port	Total	40				
	CMOS input	8 (internal pull-up resistor can be specified by software: 7 lines)				
	CMOS input/output	16 (internal pull-up resistor can be specified by software: 16 lines)				
	CMOS output	8 (also used for segment output)				
N-ch open-drain input/output		8 (10-V withstanding, can be pulled up by mask option)			8 (10-V withstanding, no mask option)	
		36 lines   • Segment output: 32 • Common output: 4				
Display output						
LCD controller/driver		• Common output: Static, 1/2, 1/3, 1/4 duty selectable • Segment output: 24/28/32 segments (3 steps variable) Can incorporate LCD drive division resistors using a mask option				
		2.5 V to V <sub>DD</sub>	2.0 V to V <sub>DD</sub>			
		LCD drive division resistors unavailable				
Timer/counter		3 channels {   • 8-bit timer/event counter • 8-bit basic interval timer • Watch timer				
Serial interface		• NEC standard serial bus interface (SBI)/clocked serial interface (3-line system) selectable				
Vectored interrupt		• External: 3 • Internal: 3				
Test input		• External: 1 • Internal: 1				
Power supply voltage		V <sub>DD</sub> = 2.7 to 6.0 V	V <sub>DD</sub> = 2.0 to 6.0 V	V <sub>DD</sub> = 5 V ± 5 %	V <sub>DD</sub> = 2.7 to 6.0 V	V <sub>DD</sub> = 2.0 to 6.0 V
Operating ambient temperature		-40 to +85°C		-10 to +70°C	-40 to +85°C	
Package		• 80-pin plastic QFP (14 × 20 mm)	• 80-pin plastic QFP (14 × 14 mm) (14 × 20 mm) • 80-pin plastic TQFP (fine pitch) (12 × 12 mm)	• 80-pin plastic QFP (14 × 20 mm) • 80-pin ceramic WQFN	• 80-pin plastic QFP (14 × 20 mm) • 80-pin ceramic WQFN	• 80-pin plastic QFP (14 × 14 mm) • 80-pin plastic TQFP (fine pitch) (12 × 12 mm) • 80-pin ceramic WQFN


Note One-time PROM, EPROM

## 5.4 Submicrocontroller Series ( $\mu$ PD754 $\times\times$ )

**Applicable products:**  $\mu$ PD75402A, 75P402

This series provides small general purpose microcontrollers each containing NEC standard serial bus interface (SBI) in addition to general purpose input/output ports.

In the system configuration in which 75X, 75XL, or 78K is used as host microcontrollers, this series is applicable to intelligent submicrocontrollers for key input control, display control such as LED, and remote control transfer control by making the most of the NEC standard serial bus interface (SBI). It is also applicable to small system control.




### [Features]

- High-speed operation, minimum instruction execution time: 0.95  $\mu$ s (during 4.19-MHz operation)
- Low-speed instruction execution time at low voltage: 15.3  $\mu$ s (during 4.19-MHz operation)
- On-chip peripheral hardware is mapped in memory.
- NEC standard serial bus interface
  - Two transfer modes (clocked 3-line mode and SBI mode) can be used.
- 8-bit basic interval timer (applicable to a watchdog timer)
- Interrupt function
  - Three vectored interrupts: One external and two internal
  - One external test input
- Clock output function (applicable to remote output) control
- Specifiable for on-chip pull-up resistors by software : 16 pins
- Provides on-chip PROM versions (compatible with  $\mu$ PD27C256A):
  - $\mu$ PD75P402 (one-time PROM)

### [Applications]

Facsimiles, plain paper copiers, printers, video cassette recorders, remote controllers, etc.

## Block Diagram



**Note** The pin name enclosed in parentheses applies to the  $\mu$ PD75P402.

# [Function List]

Part number		$\mu$ PD75402A		$\mu$ PD75P402	
Item					
ROM (bytes)		1.9K (mask ROM)		1.9K (one-time PROM)	
RAM ( $\times$ 4 bits)		64			
General purpose register		4 bits $\times$ 4 or 8 bits $\times$ 2			
Instruction cycle		0.95, 1.91, or 15.3 $\mu$ s (during 4.19-MHz operation)			
Input/ output port	Total	22			
	CMOS input	6 (used as both INT and SIO: 4 lines can be pulled up by software.)		Same as left except that no mask option is provided	
	CMOS input/output	12 (eight lines drive LEDs; 12 lines can be pulled up by software)			
	N-ch open-drain input/output	4 (which drive LEDs, are 10-V withstanding, and can be pulled up by mask option)			
Timer/counter		• Basic interval timer			
Serial interface		• NEC standard serial bus interface (SBI) or clocked serial interface (3-line system) selectable.			
Interrupt	External	• One vectored interrupt • One test input			
	Internal	• Two vectored interrupts			
Instruction set		• 1-bit data set, reset, test, and Boolean operations • 4-bit data transfer, operations, increment and decrement, and comparison • 8-bit data transfer			
Power supply voltage		$V_{DD} = 2.7$ to 6.0 V		$V_{DD} = 5\text{ V} \pm 10\%$	
Operating ambient temperature		$-40$ to $+85^{\circ}\text{C}$		$-10$ to $+70^{\circ}\text{C}$	
Package		• 28-pin plastic DIP (600 mil) • 28-pin plastic Shrink DIP (400 mil) • 44-pin plastic QFP (10 $\times$ 10 mm)			


## 5.5 Control Series (with on-chip A/D Converter) ( $\mu$ PD755 $\times\times$ )

### 5.5.1 Control (with on-chip A/D converter)

**Applicable products:**  $\mu$ PD75512, 75516, 75P516

The microcontrollers of this series have been developed for application to machine control of consumer products, office automation equipments, and industrial devices.

An A/D converter which can easily input from analog circuit is contained for machine control. Two serial interface channels are contained for easy connection to display devices, etc. For example, if the  $\mu$ PD75516 is applied to a video cassette recorder, the system control part and timer part conventionally made up of two chips can be integrated into one chip for cost reduction.



#### [Features]

64 I/O lines

On-chip two 8-bit serial interface channels

- NEC standard serial bus interface (SBI).

On-chip eight 8-bit A/D converter channels.

Instruction execution time variable function useful for power saving and high-speed operation

- 0.95, 1.91, or 15.3  $\mu$ s (during 4.19-MHz operation)
- 122  $\mu$ s (during 32.768-kHz operation)

Powerful timer function: Four channels

- 8-bit timer/event counter
- Watch timer
- 8-bit basic interval timer
- Timer/pulse generator: Can output 14-bit PWM.

A pull-up or pull-down resistor can be contained for each of 47 I/O lines.

Watch operation can be performed with very low power consumption (5  $\mu$ A TYP. during 3-V operation).

PROM version:


$\mu$ PD75P516 (one-time PROM, EPROM)

#### [Applications]

Video cassette recorders, compact disk players, telephones, cameras, etc.



### Block Diagram



**Notes** 1. PORT4, PORT5, and PORT 12 to PORT14 are middle-withstanding N-ch open-drain input/output ports.

**2.** The pin name enclosed in parentheses applies to  $\mu$ PD75P516.

**Caution** The internal ROM capacity varies depending on the product.

# [Function List]

Part number		$\mu$ PD75512	$\mu$ PD75516	$\mu$ PD75P516
Item				
ROM (bytes)		12K (mask ROM)	16K (mask ROM)	16K (PROM <sup>Note</sup> )
RAM (× 4 bits)		512		
General purpose register		(4 bits × 8) × 4 banks or (8 bits × 4) × 4 banks		
Instruction cycle		0.95, 1.91, or 15.3 $\mu$ s (main system clock: During 4.19-MHz operation) 122 $\mu$ s (subsystem clock: During 32.768-kHz operation)		
Input/ output port	Total	64		
	CMOS input	16 (also used for INT, SIO PPO and analog input; seven lines can be pulled up by software)	Same as left (except that no mask option is provided)	
	CMOS input/output	28 (LED drive: 4) • 16 can be pulled up by software • 4 can be pulled down by mask option		
	N-ch open-drain input/output	20 (LED drive: Eight lines, 10-V voltage, 20 lines can be pulled up by mask option)		
A/D converter		• 8-bit resolution × 8 channels (successive approximation)		
Timer/counter		4 channels $\left\{ \begin{array}{l} \bullet \text{ Timer/event counter} \\ \bullet \text{ Basic interval timer} \\ \bullet \text{ Timer/pulse generator (which can perform 14-bit PWM output)} \\ \bullet \text{ Watch timer} \end{array} \right.$		
Serial interface		2 channels $\left\{ \begin{array}{l} \bullet \text{ NEC standard serial bus interface (SBI)/3-line SIO: One channel} \\ \bullet \text{ Normal clocked serial interface (3-line SIO): One channel} \end{array} \right.$		
Interrupt		Multiple interrupts are enabled by hardware.		
	External	• Three vectored interrupts • One test input		
	Internal	• Four vectored interrupts • One test input		
Instruction set		• 1-bit data set, reset, test, and Boolean operations • 4-bit data transfer, operations, increment and decrement, and comparison • 8-bit data transfer, operations, increment and decrement, and comparison		
Power supply voltage		$V_{DD}$ = 2.7 to 6.0 V		$V_{DD}$ = 4.75 to 5.5 V
Operating ambient temperature		−40 to +85°C		−10 to +70°C
Package		• 80-pin plastic QFP (14 × 20 mm)		• 80-pin plastic QFP (14 × 20 mm) • 80-pin ceramic WQFN

**Note** One-time PROM, EPROM

### 5.5.2 Control (using on-chip A/D converter) + high speed

#### Applicable products: $\mu$ PD75517, 75518, 75P518

The minimum instruction execution time of the  $\mu$ PD75517, 75518, 75P518 is put into high speed (0.67  $\mu$ s from 0.95  $\mu$ s) and the ROM and RAM capacity is enlarged, as compared with the former product,  $\mu$ PD75516. The  $\mu$ PD75517, 75518, and 75P518 are high-performance products appropriate for video cassette recorders, air conditioners, and fan heaters due to their enhanced 75X series processing capabilities.


#### [Features]

- Instruction execution time variable function useful for highspeed operation and power saving
  - 0.67, 1.33, 2.67, or 10.7  $\mu$ s (during 6.0-MHz operation)
  - 122  $\mu$ s (during 32.768-kHz operation)
- Contains an A/D converter that can operate at low voltage
  - 8-bit resolution  $\times$  8 channels (successive approximation)
  - $V_{DD} = 2.7$  to 6.0 V
- Many I/O lines: 64
- Contains two channels of 8-bit serial interface
  - NEC standard serial bus interface (SBI)
- Enables watch operation with very low power consumption (5  $\mu$ A TYP.: During 3-V operation).
- A PROM version product that can operate at the same supply voltage as a mask ROM product, is provided:
  - $\mu$ PD75P518 (one-time PROM, EPROM)

#### [Applications]

Video cassette recorders, compact disc players, telephones, air conditioners, etc.

## Block Diagram



**Notes 1.** PORT4, PORT5, and PORT12 to PORT14 are 10-V middle-voltage N-ch open drain input/output ports.

**2.**  $\mu$ PD75P518 only

**Caution** The internal ROM capacity varies depending on the product.

# [Function List]

Part number		$\mu$ PD75517	$\mu$ PD75518	$\mu$ PD75P518
Item				
ROM (bytes)		24K (mask ROM)	32K (mask ROM)	32K (PROM <sup>Note</sup> )
RAM (× 4 bits)		1024		
General purpose register		(4 bits × 8) × 4 banks or (8 bits × 4) × 4 banks		
Instruction cycle	Main system clock	0.67, 1.33, 2.67, or 10.7 $\mu$ s (during 6.0-MHz operation) 0.95, 1.91, 3.82, or 15.3 $\mu$ s (during 4.19-MHz operation)		
	Subsystem clock	122 $\mu$ s (during 32.768-kHz operation)		
Input/ output port	Total	64		
	CMOS input	16 (also used for INT SIO, PPO and analog input; 7 can be pulled up by software)	Same as left (except that no mask option is provided)	
	CMOS input/output	28 (LED drive: 4) • 16 can be pulled up by software • 4 can be pulled down by mask option		
	N-ch open-drain input/output	20 (LED drive: Eight lines, 10-V withstanding, 20 can be pulled up by mask option)		
A/D converter		• 8-bit resolution × 8 channels (successive approximation) • Operating voltage: $V_{DD}$ = 2.7 to 6.0 V		
Timer/counter		4 { • Timer/event counter • Basic interval timer • Timer/pulse generator (which can perform 14-bit PWM output) • Watch timer		
Serial interface		2 { • NEC standard serial bus interface (SBI)/3-line SIO: 1 channel • Normal clocked serial interface (3-line SIO): 1 channel		
Interrupt		Multiple interrupts are enabled by hardware.		
	External	• Three vectored interrupts • One test input		
	Internal	• Four vectored interrupts • One test input		
Instruction set		• 1-bit data set, reset, test, and Boolean operations • 4-bit data transfer, operations, increment and decrement, and comparison • 8-bit data transfer, operations, increment and decrement, and comparison		
Power supply voltage		$V_{DD}$ = 2.7 to 6.0 V		
Operating ambient temperature		−40 to +85°C		−10 to +70°C
Package		• 80-pin plastic QFP (14 × 20 mm)		• 80-pin plastic QFP (14 × 20 mm) • 80-pin ceramic WQFN

**Note** One-time PROM, EPROM

## 6. 75X SERIES INSTRUCTION SET


The 75X series instruction set is an enhanced version of the instruction set of the  $\mu$ PD7500 series, which is the predecessor of the 75X series. It is a new epoch-making instruction set that maintains continuity from the  $\mu$ PD7500 series. The 75X series instruction set has the following features:

- (1) 1-bit manipulation instructions applicable to various purposes
- (2) Efficient 4-bit manipulation instructions
- (3) 8-bit manipulation instructions matching 8-bit microcomputer instructions
- (4) GETI instruction for program size reduction
- (5) String effect and notation adjustment instructions to raise program efficiency
- (6) Table look-up instructions appropriate for consecutive reference
- (7) 1-byte relative branch instructions
- (8) NEC standard mnemonics arranged in an easy-to-understand manner

The 75X series products differ slightly in available instructions. Figure 6-1 shows the basic 75X series instruction system.

For the available instructions, see the following pages.

**Figure 6-1. 75X Series Instruction System**



**Note** These products increase in the number of instructions by enlarging the ROM capacity, as compared with other products of the same series.

The operand field of each instruction is described in the table below. (For details, see the RA75X Assembler Package User's Manual, Language (EEU-1363)).

- Select one of the entries under description.

**Example** reg under Operands means one of X to L registers. Describe one of the X to L registers.

- Describe uppercase alphabetic characters and + and – symbols exactly as shown.
- Describe a numeric value for immediate data.
- Symbols can also be described.

**Table 6-1. Operand Description**

Identifier	Description
reg	X, A, B, C, D, E, H, L
reg1	X, B, C, D, E, H, L
rp	XA, BC, DE, HL
rp1	BC, DE, HL
rp2	BC, DE
rp'	XA, BC, DE, HL, XA', BC', DE', HL'
rp'1	BC, DE, HL, XA', BC', DE', HL'
rp'2	XA, XA', BC', DE', HL'
rpa	HL, HL+, HL–, DE, DL
rpa1	DE, DL
n4	4-bit immediate data or label
n8	8-bit immediate data or label
mem	8-bit immediate data or label <sup>Note1</sup>
bit	2-bit immediate data or label
fmem	FB0H-FBFH, FF0H-FFFH immediate data or label
pmem	FC0H-FFFH immediate data or label
addr <sup>Note2</sup>	0000H-3FFFH immediate data or label
addr1 <sup>Note2</sup>	0000H-7FFFH immediate data or label
caddr	12-bit immediate data or label
faddr	11-bit immediate data or label
taddr	20H-7FH immediate data (bit = 0) or label
PORTn <sup>Note2</sup>	PORT0-PORT15
IExxx <sup>Note2</sup>	IEBT, IESIO, IET0, IET1, IETPG, IE0, IE1, IEKS, IEW, IE4, IECSE, IEMFT, IEESE, IEOW
RBn <sup>Note2</sup>	RB0-RB3
MBn <sup>Note2</sup>	MB0-MB7, MB15

- Notes**
1. For 8-bit data operation, only an even address can be specified.
  2. These identifiers vary depending on the product.



Instruction group	Mnemonic	Operands	No. of bytes	No. of machine cycle	Operation	Skip condition	High-End II	High-End I	Standard	Low-End
Transfer	MOV	A,#n4	1	1	$A \leftarrow n4$	String effect A	○		○	○
		reg1,#n4	2	2	$reg1 \leftarrow n4$		○		○	
		XA,#n8	2	2	$XA \leftarrow n8$	String effect A	○		○	○
		HL,#n8	2	2	$HL \leftarrow n8$	String effect B	○		○	○
		rp2,#n8	2	2	$rp2 \leftarrow n8$		○		○	
		A,@HL	1	1	$A \leftarrow (HL)$		○		○	○
		A,@HL+	1	2+S	$A \leftarrow (HL), \text{ then } L \leftarrow L+1$	L=0	○			
		A,@HL-	1	2+S	$A \leftarrow (HL), \text{ then } L \leftarrow L-1$	L=FH	○			
		A,@rpa1	1	1	$A \leftarrow (rpa1)$		○		○	
		XA,@HL	2	2	$XA \leftarrow (HL)$		○		○	
		@HL,A	1	1	$(HL) \leftarrow A$		○		○	○
		@HL,XA	2	2	$(HL) \leftarrow XA$		○		○	
		A,mem	2	2	$A \leftarrow (mem)$		○		○	○
		XA,mem	2	2	$XA \leftarrow (mem)$		○		○	○
		mem,A	2	2	$(mem) \leftarrow A$		○		○	○
		mem,XA	2	2	$(mem) \leftarrow XA$		○		○	○
		A,reg	2	2	$A \leftarrow reg$		○		○	
		XA,rp'	2	2	$XA \leftarrow rp'$		○		○	
		reg1,A	2	2	$reg1 \leftarrow A$		○		○	
		rp'1, XA	2	2	$rp'1 \leftarrow XA$		○		○	
	XCH	A,@HL	1	1	$A \leftrightarrow (HL)$		○		○	○
		A,@HL+	1	2+S	$A \leftrightarrow (HL), \text{ then } L \leftarrow L+1$	L=0	○			
		A,@HL-	1	2+S	$A \leftrightarrow (HL), \text{ then } L \leftarrow L-1$	L=FH	○			
		A,@rpa1	1	1	$A \leftrightarrow (rpa1)$		○		○	
		XA,@HL	2	2	$XA \leftrightarrow (HL)$		○		○	
		A,mem	2	2	$A \leftrightarrow (mem)$		○		○	○
		XA,mem	2	2	$XA \leftrightarrow (mem)$		○		○	○
		A,reg1	1	1	$A \leftrightarrow reg1$		○		○	○
		XA,rp'	2	2	$XA \leftrightarrow rp'$		○		○	
		HL,mem	2	2	$HL \leftrightarrow (mem)$					
	MOVT	XA,@PCDE	1	3	$XA \leftarrow (PC_{13-8}+DE)_{ROM}$		○		○	
					$XA \leftarrow (PC_{14-8}+DE)_{ROM}$		○			
		XA,@PCXA	1	3	$XA \leftarrow (PC_{13-8}+XA)_{ROM}$		○		○	○
					$XA \leftarrow (PC_{14-8}+XA)_{ROM}$		○			
		XA,@BCDE	1	3	$XA \leftarrow (B_{2-0}+CDE)_{ROM}$		○			
		XA,@BCXA	1	3	$XA \leftarrow (B_{2-0}+CXA)_{ROM}$		○			
Bit transfer	MOV1	CY,fmem.bit	2	2	$CY \leftarrow (fmem.bit)$		○			
		CY,pmem.@L	2	2	$CY \leftarrow (pmem_{7-2}+L_{3-2}.bit(L_{1-0}))$		○			
		CY,@H+mem.bit	2	2	$CY \leftarrow (H+mem_{3-0}.bit)$		○			
		fmem.bit, CY	2	2	$(fmem.bit) \leftarrow CY$		○			
		pmem.@L,CY	2	2	$(pmem_{7-2}+L_{3-2}.bit(L_{1-0})) \leftarrow CY$		○			
		@H+mem.bit,CY	2	2	$(H+mem_{3-0}.bit) \leftarrow CY$		○			

**Remark** ○ denotes that the instruction can be used.

Instruction group	Mnemonic	Operands	No. of bytes	No. of machine cycle	Operation	Skip condition	High-End II	High-End I	Standard	Low-End
Operation	ADDS	A, #n4	1	1+S	$A \leftarrow A + n4$	carry	○		○	○
		XA, #n8	2	2+S	$XA \leftarrow XA + n8$	carry	○			
		A, @HL	1	1+S	$A \leftarrow A + (HL)$	carry	○		○	○
		XA, rp'	2	2+S	$XA \leftarrow XA + rp'$	carry	○			
		rp'1, XA	2	2+S	$rp'1 \leftarrow rp'1 + XA$	carry	○			
		A, reg	2	2+S	$A \leftarrow A + reg$	carry				
		reg, A	2	2+S	$reg \leftarrow reg + A$	carry				
		XA, @HL	2	2+S	$XA \leftarrow XA + (HL)$	carry				
		@HL, XA	2	2+S	$(HL) \leftarrow (HL) + XA$	carry				
	ADDC	A, @HL	1	1	$A, CY \leftarrow A + (HL) + CY$		○		○	○
		XA, rp'	2	2	$XA, CY \leftarrow XA + rp' + CY$		○			
		rp'1, XA	2	2	$rp'1, CY \leftarrow rp'1 + XA + CY$		○			
		A, reg	2	2	$A, CY \leftarrow A + reg + CY$					
		reg, A	2	2	$reg, CY \leftarrow reg + A + CY$					
		XA, @HL	2	2	$XA, CY \leftarrow XA + (HL) + CY$					
		@HL, XA	2	2	$(HL), CY \leftarrow (HL) + XA + CY$					
	SUBS	A, @HL	1	1+S	$A \leftarrow A - (HL)$	borrow	○		○	
		XA, rp'	2	2+S	$XA \leftarrow XA - rp'$	borrow	○			
		rp'1, XA	2	2+S	$rp'1 \leftarrow rp'1 - XA$	borrow	○			
		A, reg	2	2+S	$A \leftarrow A - reg$	borrow				
		reg, A	2	2+S	$reg \leftarrow reg - A$	borrow				
		XA, @HL	2	2+S	$XA \leftarrow XA - (HL)$	borrow				
		@HL, XA	2	2+S	$(HL) \leftarrow (HL) - XA$	borrow				
	SUBC	A, @HL	1	1	$A, CY \leftarrow A - (HL) - CY$		○		○	
		XA, rp'	2	2	$XA, CY \leftarrow XA - rp' - CY$		○			
		rp'1, XA	2	2	$rp'1, CY \leftarrow rp'1 - XA - CY$		○			
		A, reg	2	2	$A, CY \leftarrow A - reg - CY$					
		reg, A	2	2	$reg, CY \leftarrow reg - A - CY$					
		XA, @HL	2	2	$XA, CY \leftarrow XA - (HL) - CY$					
		@HL, XA	2	2	$(HL), CY \leftarrow (HL) - XA - CY$					
	AND	A, #n4	2	2	$A \leftarrow A \wedge n4$		○		○	
		A, @HL	1	1	$A \leftarrow A \wedge (HL)$		○		○	○
		XA, rp'	2	2	$XA \leftarrow XA \wedge rp'$		○			
		rp'1, XA	2	2	$rp'1 \leftarrow rp'1 \wedge XA$		○			
		mem, A	2	2	$mem \leftarrow mem \wedge A$					
		A, reg	2	2	$A \leftarrow A \wedge reg$					
		reg, A	2	2	$reg \leftarrow reg \wedge A$					
		XA, @HL	2	2	$XA \leftarrow XA \wedge (HL)$					
		@HL, XA	2	2	$(HL) \leftarrow (HL) \wedge XA$					

**Remark** ○ denotes that the instruction can be used.

Instruction group	Mnemonic	Operands	No. of bytes	No. of machine cycle	Operation	Skip condition	High-End II	High-End I	Standard	Low-End
Operation	OR	A,#n4	2	2	$A \leftarrow A \vee n4$		○	○		
		A,@HL	1	1	$A \leftarrow A \vee (HL)$		○	○	○	
		XA,rp'	2	2	$XA \leftarrow XA \vee rp'$		○			
		rp'1, XA	2	2	$rp'1 \leftarrow rp'1 \vee XA$		○			
		mem,A	2	2	$mem \leftarrow mem \vee A$					
		A,reg	2	2	$A \leftarrow A \vee reg$					
		reg,A	2	2	$reg \leftarrow reg \vee A$					
		XA,@HL	2	2	$XA \leftarrow XA \vee (HL)$					
		@HL,XA	2	2	$(HL) \leftarrow (HL) \vee XA$					
	XOR	A,#n4	2	2	$A \leftarrow A \nabla n4$		○	○		
		A,@HL	1	1	$A \leftarrow A \nabla (HL)$		○	○	○	
		XA,rp'	2	2	$XA \leftarrow XA \nabla rp'$		○			
		rp'1,XA	2	2	$rp'1 \leftarrow rp'1 \nabla XA$		○			
		mem,A	2	2	$mem \leftarrow mem \nabla A$					
		A,reg	2	2	$A \leftarrow A \nabla reg$					
		reg,A	2	2	$reg \leftarrow reg \nabla A$					
		XA,@HL	2	2	$XA \leftarrow XA \nabla (HL)$					
		@HL,XA	2	2	$(HL) \leftarrow (HL) \nabla XA$					
Accumulator manipulate	ROLC	rp	2	2	$CY \leftarrow rp_3, rp_0 \leftarrow CY, rp_{n+1} \leftarrow rp_n$					
		A	1	1	$CY \leftarrow A_3, A_0 \leftarrow CY, A_{n+1} \leftarrow A_n$					
	RORC	rp	2	2	$CY \leftarrow rp_0, rp_3 \leftarrow CY, rp_{n-1} \leftarrow rp_n$					
		A	1	2	$CY \leftarrow A_0, A_3 \leftarrow CY, A_{n-1} \leftarrow A_n$		○	○	○	
	NOT	A	2	2	$A \leftarrow \bar{A}$		○	○	○	
Increment and decrement	INCS	reg	1	1+S	$reg \leftarrow reg+1$	reg=0	○	○	○	
		rp1	1	1+S	$rp1 \leftarrow rp1+1$	rp1=00H	○			
		@HL	2	2+S	$(HL) \leftarrow (HL)+1$	(HL)=0	○	○		
		mem	2	2+S	$(mem) \leftarrow (mem)+1$	(mem)=0	○	○	○	
		rp'2	2	2+S	$rp'2 \leftarrow rp'2+1$	XA=0				
	DECS	reg	1	1+S	$reg \leftarrow reg-1$	reg=FH	○	○	○	
		rp'	2	2+S	$rp' \leftarrow rp'-1$	rp=FFH	○			
		mem	2	2+S	$mem \leftarrow mem-1$	(mem)=FH				
		@HL	2	2+S	$(HL) \leftarrow (HL)-1$	(HL)=FH				
Compare	SKE	reg,#n4	2	2+S	Skip if reg=n4	reg=n4	○	○	○	
		@HL,#n4	2	2+S	Skip if (HL)=n4	(HL)=n4	○	○		
		A,@HL	1	1+S	Skip if A=(HL)	A=(HL)	○	○		
		XA,@HL	2	2+S	Skip if XA=(HL)	XA=(HL)	○			
		A,reg	2	2+S	Skip if A=reg	A=reg	○	○		
		XA,rp'	2	2+S	Skip if XA=rp'	XA=rp'	○			
		A,mem	2	2+S	Skip if A=(mem)	A=(mem)				

**Remark** ○ denotes that the instruction can be used.

Instruction group	Mnemonic	Operands	No. of bytes	No. of machine cycle	Operation	Skip condition	High-End II	High-End I	Standard	Low-End
Carry flag manipulate	SET1	CY	1	1	$CY \leftarrow 1$		○	○	○	
	CLR1	CY	1	1	$CY \leftarrow 0$		○	○	○	
	SKT	CY	1	1+S	Skip if $CY=1$	$CY=1$	○	○	○	
	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		○	○	○	
Memory bit manipulate	SET1	mem.bit	2	2	$(\text{mem.bit}) \leftarrow 1$		○	○	○	
		fmem.bit	2	2	$(\text{fmem.bit}) \leftarrow 1$		○	○	○	
		pmem.@L	2	2	$(\text{pmem}_{7-2} + L_{3-2}.\text{bit}(L_{1-0})) \leftarrow 1$		○	○		
		@H+mem.bit	2	2	$(H + \text{mem}_{3-0}.\text{bit}) \leftarrow 1$		○	○		
	CLR1	mem.bit	2	2	$(\text{mem.bit}) \leftarrow 0$		○	○	○	
		fmem.bit	2	2	$(\text{fmem.bit}) \leftarrow 0$		○	○	○	
		pmem.@L	2	2	$(\text{pmem}_{7-2} + L_{3-2}.\text{bit}(L_{1-0})) \leftarrow 0$		○	○		
		@H+mem.bit	2	2	$(H + \text{mem}_{3-0}.\text{bit}) \leftarrow 0$		○	○		
	SKT	mem.bit	2	2+S	Skip if $(\text{mem.bit})=1$	$(\text{mem.bit})=1$	○	○	○	
		fmem.bit	2	2+S	Skip if $(\text{fmem.bit})=1$	$(\text{fmem.bit})=1$	○	○	○	
		pmem.@L	2	2+S	Skip if $(\text{pmem}_{7-2} + L_{3-2}.\text{bit}(L_{1-0}))=1$	$(\text{pmem}.\text{@L})=1$	○	○		
		@H+mem.bit	2	2+S	Skip if $(H + \text{mem}_{3-0}.\text{bit})=1$	$(\text{@H} + \text{mem.bit})=1$	○	○		
	SKF	mem.bit	2	2+S	Skip if $(\text{mem.bit})=0$	$(\text{mem.bit})=0$	○	○	○	
		fmem.bit	2	2+S	Skip if $(\text{fmem.bit})=0$	$(\text{fmem.bit})=0$	○	○	○	
		pmem.@L	2	2+S	Skip if $(\text{pmem}_{7-2} + L_{3-2}.\text{bit}(L_{1-0}))=0$	$(\text{pmem}.\text{@L})=0$	○	○		
		@H+mem.bit	2	2+S	Skip if $(H + \text{mem}_{3-0}.\text{bit})=0$	$(\text{@H} + \text{mem.bit})=0$	○	○		
	SKTCLR	fmem.bit	2	2+S	Skip if $(\text{fmem.bit})=1$ and clear	$(\text{fmem.bit})=1$	○	○	○	
		pmem.@L	2	2+S	Skip if $(\text{pmem}_{7-2} + L_{3-2}.\text{bit}(L_{1-0}))=1$ and clear	$(\text{pmem}.\text{@L})=1$	○	○		
		@H+mem.bit	2	2+S	Skip if $(H + \text{mem}_{3-0}.\text{bit})=1$ and clear	$(\text{@H} + \text{mem.bit})=1$	○	○		
	AND1	CY,fmem.bit	2	2	$CY \leftarrow CY \wedge (\text{fmem.bit})$		○	○	○	
		CY,pmem.@L	2	2	$CY \leftarrow CY \wedge (\text{pmem}_{7-2} + L_{3-2}.\text{bit}(L_{1-0}))$		○	○		
		CY,@H+mem.bit	2	2	$CY \leftarrow CY \wedge (H + \text{mem}_{3-0}.\text{bit})$		○	○		
		CY,/fmem.bit	2	2	$CY \leftarrow CY \wedge \overline{(\text{fmem.bit})}$					
		CY,/pmem.@L	2	2	$CY \leftarrow CY \wedge \overline{(\text{pmem}_{7-2} + L_{3-2}.\text{bit}(L_{1-0}))}$					
		CY,/@H+mem.bit	2	2	$CY \leftarrow CY \wedge \overline{(H + \text{mem}_{3-0}.\text{bit})}$					
	OR1	CY,fmem.bit	2	2	$CY \leftarrow CY \vee (\text{fmem.bit})$		○	○	○	
		CY,pmem.@L	2	2	$CY \leftarrow CY \vee (\text{pmem}_{7-2} + L_{3-2}.\text{bit}(L_{1-0}))$		○	○		
		CY,@H+mem.bit	2	2	$CY \leftarrow CY \vee (H + \text{mem}_{3-0}.\text{bit})$		○	○		
		CY,/fmem.bit	2	2	$CY \leftarrow CY \vee \overline{(\text{fmem.bit})}$					
		CY,/pmem.@L	2	2	$CY \leftarrow CY \vee \overline{(\text{pmem}_{7-2} + L_{3-2}.\text{bit}(L_{1-0}))}$					
		CY,/@H+mem.bit	2	2	$CY \leftarrow CY \vee \overline{(H + \text{mem}_{3-0}.\text{bit})}$					
	XOR1	CY,fmem.bit	2	2	$CY \leftarrow CY \oplus (\text{fmem.bit})$		○	○	○	
		CY,pmem.@L	2	2	$CY \leftarrow CY \oplus (\text{pmem}_{7-2} + L_{3-2}.\text{bit}(L_{1-0}))$		○	○		
		CY,@H+mem.bit	2	2	$CY \leftarrow CY \oplus (H + \text{mem}_{3-0}.\text{bit})$		○	○		
	NOT1	fmem.bit	2	2	$(\text{fmem.bit}) \leftarrow \overline{(\text{fmem.bit})}$					
		pmem.@L	2	2	$(\text{pmem.bit}) \leftarrow \overline{(\text{pmem.bit})}$					
		@H+mem.bit	2	2	$(H + \text{mem}_{3-0}.\text{bit}) \leftarrow \overline{(H + \text{mem}_{3-0}.\text{bit})}$					

**Remark** ○ denotes that the instruction can be used.

Instruction group	Mnemonic	Operands	No. of bytes	No. of machine cycle	Operation	Skip condition	High-End II	High-End I	Standard	Low-End
Branch	BR	addr	—	—	$PC_{13-0} \leftarrow \text{addr}$ (optimum instruction is selected among BR !addr, BRCB !caddr, and BR \$addr by the assembler)		○		○	○
		addr1	—	—	$PC_{14-0} \leftarrow \text{addr1}$ (optimum instruction is selected among BRA !addr1, BR !addr, BRCB !caddr, and BR \$addr1 by the assembler)		○			
	BRA	!addr1	3	3	$PC_{14-0} \leftarrow \text{addr1}$		○			
	BR	!addr	3	3	$PC_{13-0} \leftarrow \text{addr}$		Note		Note	Note
					$PC_{14} \leftarrow 0, PC_{13-0} \leftarrow \text{addr}$		○			
	BRCB	!caddr	2	2	$PC_{13-0} \leftarrow PC_{13,12} + \text{caddr}_{11-0}$		○		○	○
					$PC_{14-0} \leftarrow PC_{14,13,12} + \text{caddr}_{11-0}$		○			
	BR	\$addr	1	2	$PC_{13-0} \leftarrow \text{addr}$		○		○	○
		\$addr1			$PC_{14-0} \leftarrow \text{addr1}$		○			
	BR	PCDE	2	3	$PC_{13-0} \leftarrow PC_{13-8} + DE$		○			
					$PC_{14-0} \leftarrow PC_{14-8} + DE$		○			
		PCXA	2	3	$PC_{13-0} \leftarrow PC_{13-8} + XA$		○			
					$PC_{14-0} \leftarrow PC_{14-8} + XA$		○			
		BCDE	2	3	$PC_{13-0} \leftarrow BC + DE$					
		BCDE	2	3	$PC_{14-0} \leftarrow B_{2-0} + CDE$		○			
Subroutine stack control	CALL	!addr	3	3	$(SP-4)(SP-1)(SP-2) \leftarrow PC_{11-0}$ $(SP-3) \leftarrow MBE, RBE, PC_{13}, PC_{12}$ $PC_{13-0} \leftarrow \text{addr}, SP \leftarrow SP-4$		○		○	
				4	$(SP-6)(SP-3)(SP-4) \leftarrow PC_{11-0}$ $(SP-5) \leftarrow 0, PC_{14}, PC_{13}, PC_{12}$ $(SP-2) \leftarrow X, X, MBE, RBE$ $PC_{14} \leftarrow 0, PC_{13-0} \leftarrow \text{addr}, SP \leftarrow SP-6$		○			
	CALLF	!faddr	2	2	$(SP-4)(SP-1)(SP-2) \leftarrow PC_{11-0}$ $(SP-3) \leftarrow MBE, RBE, PC_{13}, PC_{12}$ $PC_{13-0} \leftarrow 000 + \text{faddr}, SP \leftarrow SP-4$		○		○	○
				3	$(SP-6)(SP-3)(SP-4) \leftarrow PC_{11-0}$ $(SP-5) \leftarrow 0, PC_{14}, PC_{13}, PC_{12}$ $(SP-2) \leftarrow X, X, MBE, RBE$ $PC_{14-0} \leftarrow 0000 + \text{faddr}, SP \leftarrow SP-6$		○			

**Note** For products having a ROM capacity of 4K or less, this selection is not made by the assembler.

**Remark** ○ denotes that the instruction can be used.

Instruction group	Mnemonic	Operands	No. of bytes	No. of machine cycle	Operation	Skip condition	High-End II	High-End I	Standard	Low-End
Subroutine stack control	RET		1	3	MBE, RBE, PC <sub>13</sub> , PC <sub>12</sub> ←(SP+1) PC <sub>11-0</sub> ←(SP)(SP+3)(SP+2) SP←SP+4		○		○	○
					×, ×, MBE, RBE←(SP+4) 0, PC <sub>14</sub> , PC <sub>13</sub> , PC <sub>12</sub> ←(SP+1) PC <sub>11-0</sub> ←(SP) (SP+3)(SP+2) SP←SP+6		○			
	RETS		1	3+S	MBE, RBE, PC <sub>13</sub> , PC <sub>12</sub> ←(SP+1) PC <sub>11-0</sub> ←(SP)(SP+3)(SP+2) SP←SP+4 then skip unconditionally	No condition	○		○	○
					×, ×, MBE, RBE←(SP+4) 0, PC <sub>14</sub> , PC <sub>13</sub> , PC <sub>12</sub> ←(SP+1) PC <sub>11-0</sub> ←(SP) (SP+3)(SP+2) SP←SP+6 then skip unconditionally	No condition	○			
	RETI		1	3	MBE, RBE, PC <sub>13</sub> , PC <sub>12</sub> , ←(SP+1) PC <sub>11-0</sub> ←(SP)(SP+3)(SP+2) PSW←(SP+4)(SP+5), SP←SP+6		○		○	○
					PC <sub>11-0</sub> ←(SP)(SP+3)(SP+2) ×, PC <sub>14</sub> , PC <sub>13</sub> , PC <sub>12</sub> ←(SP+1) PSW←(SP+4)(SP+5), SP←SP+6		○			
	PUSH	rp	1	1	(SP-1)(SP-2)←rp, SP←SP+2		○		○	○
		BS	2	2	(SP-1)←MBS, (SP-2)←RBS, SP←SP-2		○		○	
	POP	rp	1	1	rp←(SP+1)(SP), SP←SP+2		○		○	○
		BS	2	2	MBS←(SP+1), RBS←(SP), SP←SP+2		○		○	
Interrupt control	EI		2	2	IME (IPS.3)←1		○		○	○
		IE <sub>xxx</sub>	2	2	IE <sub>xxx</sub> ←1		○		○	○
	DI		2	2	IME (IPS.3)←0		○		○	○
		IE <sub>xxx</sub>	2	2	IE <sub>xxx</sub> ←0		○		○	○
Input/output	IN <sup>Note</sup>	A, PORT <sub>n</sub>	2	2	A←PORT <sub>n</sub> (n=0-6)		○		○	○
		XA, PORT <sub>n</sub> , A	2	2	XA←PORT <sub>n</sub> +1, PORT <sub>n</sub> (n=4)		○		○	
	OUT <sup>Note</sup>	PORT <sub>n</sub> , A	2	2	PORT <sub>n</sub> ←A (n=2-6)		○		○	○
		PORT <sub>n</sub> , XA	2	2	PORT <sub>n</sub> +1, PORT <sub>n</sub> ←XA (n=4)		○		○	
CPU control	HALT		2	2	Set HALT Mode (PCC.2←1)		○		○	○
	STOP		2	2	Set STOP Mode (PCC.3←1)		○		○	○
	NOP		1	1	No Operation		○		○	○

**Note** When the IN or OUT instruction is executed, MBE=0 or MBE=1, MBS=15 must have been set.

**Remark** ○ denotes that the instruction can be used.


Instruction group	Mnemonic	Operands	No. of bytes	No. of machine cycle	Operation	Skip condition	High-End II	High-End I	Standard	Low-End
Special	SEL	R <sub>Bn</sub>	2	2	$RBS \leftarrow n$ ( $n=0-3$ )		○			
		M <sub>Bn</sub>	2	2	$MBS \leftarrow n$ ( $n=0, 1, 15$ )		○		○	
	GETI <sup>Note</sup>	taddr	1	3	<ul style="list-style-type: none"> <li>When TBR instruction is given  <math>PC_{13-0} \leftarrow (taddr)_{5-0} + (taddr+1)</math> </li> </ul>		○		○	
					<ul style="list-style-type: none"> <li>When TCALL instruction is given  <math>(SP-4)(SP-1)(SP-2) \leftarrow PC_{11-0}</math>  <math>(SP-3) \leftarrow MBE, RBE, 0, PC_{13,12}</math>  <math>PC_{13-0} \leftarrow (taddr)_{5-0} + (taddr+1)</math>  <math>SP \leftarrow SP-4</math> </li> </ul>					
					<ul style="list-style-type: none"> <li>When any instruction other than TBR or TCALL is given  <math>(taddr)(taddr+1)</math> instruction execution </li> </ul>	Dependent on the reference instruction				
			1	3	For TBR instruction $PC_{13-0} \leftarrow (taddr)_{5-0} + (taddr+1)$ $PC_{14} \leftarrow 0$		○			
				4	For TCALL instruction $(SP-5)(SP-6)(SP-3)(SP-4) \leftarrow X, PC_{14-0}$ $(SP-2) \leftarrow X, X, MBE, RBE$ $PC_{13-0} \leftarrow (taddr)_{5-0} + (taddr+1)$ $SP \leftarrow SP-6, PC_{14} \leftarrow 0$					
				3	For any instruction other than TBR or TCALL $(taddr)(taddr+1)$ instruction execution	Dependent on the reference instruction				

**Note** The TBR and TCALL instructions are assembler pseudo instructions for GETI instruction table definition.


**Remark** ○ denotes that the instruction can be used.

## 7. 75X SERIES APPLICATION EXAMPLES

### Video cassette recorder system control




### Video camcorder







## Video cassette recorder




## Compact disk player (standard)




## Cellular phone




## Display pager




### Automobile application (trip computer)




### Automatic dialer



## Submicrocontroller



## Cordless telephone subset



[MEMO]


## 8. 75X SERIES DEVELOPMENT TOOLS

The 75X series provides the following tools for program development:

- Debugging tools
- Language processor
- PROM write tools

Figure 8-1 shows the development tools configuration.

**Figure 8-1. Development Tool Configuration**



**Notes** 1. IE-75001-R does not contain an emulation board.

IE-75000-R-EM (option) is necessary.

2. Converter socket (product whose name begins with EV-9200) or adapter (product whose name begins with EV-9500) to connect a QFP emulation probe to a user system.

**Remark** xxx: Product name which varies depending on the target device or package.

## 8.1 Debugging Tools

The 75X series provides the following as program debugging tools:

- In-circuit emulators: IE-75001-R

### 8.1.1 In-circuit emulators

IE-75001-R is provided as in-circuit emulator.

IE-75001-R does not contain an emulation board. To use IE-75001-R, IE-75000-R-EM is required (sold separately).

Debugging tool		Function			
Hardware	IE-75001-R	<p>The IE-75001-R is an in-circuit emulator for debugging the hardware and software to develop the application systems using 75X Series. To develop 75X Series, use the IE-75001-R combined with the optional emulation board <sup>Note1</sup> and emulation probe which are sold separately.</p> <p>The IE-75001-R can be connected to a host machine and PROM programmer for efficient debugging.</p>			
	IE-75000-R-EM <sup>Note1</sup> IF-75300-R-EM <sup>Note1</sup>	<p>Emulation board for the IE-75001-R to evaluate the applications systems.</p> <p>Use the emulation combined with the IE-75001-R to evaluate 75X Series.</p>			
	EP-75xxx-R	<p>Emulation probe for 75X Series.</p> <p>Use the IE-75001-R connected with IE-75000-R-EM or IE-75300-R-EM.</p>			
Software	IE control program	<p>The IE-75001-R and a host machine are connected with RS-232-C and the IE-75001-R is controlled on the host machine.</p>			
		Host machine	OS	Distribution media	Part number (product name)
		PC-9800 series	$\left( \begin{array}{c} \text{MS-DOS}^{\text{TM}} \\ \text{Ver. 3.30 to} \\ \text{Ver. 6.2}^{\text{Note 2}} \end{array} \right)$	3.5-inch 2HD	μS5A13IE75X
				5-inch 2HD	μS5A10IE75X
		IBM PC/AT and its compatibles	See section 8.4	3.5-inch 2HC	μS7B13IE75X
				5-inch 2HC	μS7B10IE75X

**Notes** 1. For targeted devices, see the section 8.1.2 Development tool list.


2. Although task swapping function is provided in Ver. 5.00 or later, it cannot be used by this software.

**Remarks** 1. xxx: Product name which varies depending on the target device or package.

2. IE control program operation is guaranteed only on the host machine under the operating system listed above.

**[Features]**

- Real time emulation at 6 MHz is enabled.
- Memory capacity
  - Program memory : 64 Kbytes
  - Data memory : 4 Knibbles
- Trace display is enabled during execution.
- Powerful break function
  - Sequential break, parallel break, guard external signal break
- Check trace, qualify trace, section trace
- Coverage function
- High-speed down load function through parallel interface
- Online assembly and disassembly function
- Symbolic debug function
- Data memory and internal register real time output





### 8.1.2 Development tool list

The development tools of the target devices are listed below.

#### (1) General purpose series ... $\mu$ PD750 $\times\times$

Target device	Package	In-circuit emulator	Emulation board	Emulation probe	Conversion socket
$\mu$ PD75064CU $\mu$ PD75066CU $\mu$ PD75068CU $\mu$ PD75P068CU	42SDIP	IE-75001-R	IE-75000-R-EM	EP-75068CU-R	—
$\mu$ PD75064GB $\mu$ PD75066GB $\mu$ PD75068GB $\mu$ PD75P068GB	44QFP (10 × 10 mm)			EP-75068GB-R	EV-9200G-44

#### (2) Control series ... $\mu$ PD751 $\times\times$

Target device	Package	In-circuit emulator	Emulation board	Emulation probe	Conversion socket
$\mu$ PD75104CW $\mu$ PD75106CW $\mu$ PD75108CW $\mu$ PD75112CW $\mu$ PD75116CW $\mu$ PD75P108BCW/DW $\mu$ PD75P116CW	64SDIP	IE-75001-R	IE-75000-R-EM	EP-75108CW-R	—
$\mu$ PD75104GF $\mu$ PD75106GF $\mu$ PD75108GF $\mu$ PD75112GF $\mu$ PD75116GF $\mu$ PD75108FGF $\mu$ PD75112FGF $\mu$ PD75116FGF $\mu$ PD75P108BGF $\mu$ PD75P116GF	64QFP (14 × 20 mm)			EP-75108GF-R	EV-9200G-64
$\mu$ PD75104AGC $\mu$ PD75108AGC $\mu$ PD75116HGC $\mu$ PD75117HGC $\mu$ PD75P117HGC	64QFP (14 × 14 mm)			EP-75108AGC-R	EV-9200GC-64
$\mu$ PD75116HGK $\mu$ PD75117HGK $\mu$ PD75P117HGK	64QFP (12 × 12 mm)			EP-75117GK-R	TGK-064SBW <sup>Note</sup>
$\mu$ PD75P117HKG	64WQFN			—	

**Note** This conversion socket is a product manufactured by TOKYO ELETECH Corp. Consult your local NEC representative for purchasing.

**(3) LCD drive series ...  $\mu$ PD753 $\times\times$**

Target device	Package	In-circuit emulator	Emulation board	Emulation probe	Conversion socket
$\mu$ PD75304GF $\mu$ PD75306GF $\mu$ PD75308GF $\mu$ PD75304BGF $\mu$ PD75306BGF $\mu$ PD75308BGF $\mu$ PD75P308GF $\mu$ PD75P316GF $\mu$ PD75P316AGF	80QFP (14 × 20 mm)	IE-75001-R	IE-75000-R-EM IE-75300-R-EM	EP-75308GF-R	EV-9200G-80
$\mu$ PD75P308K $\mu$ PD75P316AK	80WQFN			—	
$\mu$ PD75304BGC $\mu$ PD75306BGC $\mu$ PD75308BGC $\mu$ PD75P316BGC	80QFP (14 × 14 mm)			EP-75308BGC-R	EV-9200GC-80
$\mu$ PD75304BGK $\mu$ PD75306BGK $\mu$ PD75308BGK $\mu$ PD75316BGK	80TQFP (12 × 12 mm)			EP-75308BGK-R	TGK-080SDW <sup>Note</sup>

**(4) Submicrocontroller series ...  $\mu$ PD754 $\times\times$**

Target device	Package	In-circuit emulator	Emulation board	Emulation probe	Conversion socket
$\mu$ PD75402AC $\mu$ PD75P402C	28DIP	IE-75001-R	IE-75000-R-EM	EP-75402C-R	—
$\mu$ PD75402ACT $\mu$ PD75P402CT	28SDIP				
$\mu$ PD75402AGB $\mu$ PD75P402GB	44QFP (10 × 10 mm)			EP-75402GB-R	EV-9200G-44

**Note** This conversion socket is manufactured by TOKYO ELETECH Corp. Consult your local NEC representative for purchasing.

**(5) Controller series (with on-chip A/D converter) ...  $\mu$ PD755 $\times\times$**

Target device	Package	In-circuit emulator	Emulation board	Emulation probe	Conversion socket
$\mu$ PD75512GF $\mu$ PD75516GF $\mu$ PD75517GF $\mu$ PD75518GF $\mu$ PD75P516GF $\mu$ PD75P518GF	80QFP (14 × 20 mm)	IE-75001-R	IE-75000-R-EM	EP-75516GF-R	EV-9200G-80
$\mu$ PD75P516K $\mu$ PD75P518K	80WQFN			—	

## 8.2 Language Processor

Debugging tool	Function			
RA75X relocatable assembler	It is a relocatable assembler to efficiently develop 75X Series programs.			
	Host machine	OS	Distribution media	Part number (product name)
	PC-9800 series	MS-DOS (Ver. 3.30 to Ver. 6.2 <sup>Note</sup> )	3.5-inch 2HD	μS5A13RA75X
			5-inch 2HD	μS5A10RA75X
	IBM PC/AT and its compatibles	See section 8.4	3.5-inch 2HC	μS7B13RA75X
			5-inch 2HC	μS7B10RA75X

**Note** Although task swapping function is provided in Ver. 5.00 or later, it cannot be used by this software.

**Remark** A relocatable assembler operation is only guaranteed on the above host machines.

### • RA75X relocatable assembler

The 75X Series provides a relocatable assembler common to the series.

The relocatable assembler enables the user to divide a program into modules for each function for development and use common programs as a library. The development efficiency is improved drastically. In addition, the structured assembler attached to RA75X enables C-like structured programming.

### [Features]

- Branch instruction optimization function
- Useful pseudo instruction
  - Vector table definition pseudo instruction (VENTn pseudo instruction)
  - GETI instruction table definition pseudo instructions (TBR and TCALL pseudo instructions)
- Relocation attribute of CSEG pseudo instruction
- Powerful application utilities (attached to RA75X)
  - Structured assembler (ST75X)
  - Macro processor (MP)
  - Librarian (LB75X)
  - List converter (LCNV75X)

## 8.3 PROM Write Tools

### 8.3.1 Types and functions

PROM write tools		Function			
Hardware	PG-1500	PROM programmer which enables you to program single chip microcomputers containing PROM using stand-alone or host machine operation, by connecting the attached board and an option programmer adapter. It also enables you to program typical PROM devices of 256K bits to 4M bits.			
	PA-75Pxxx	PROM programmer adapter used for the 75X series. Connect the programmer adapter to PG-1500 for use.			
	AF-9703 <sup>Note 1</sup> AF-9704 AF-9705 AF-9706	PROM programmer manufactured by Ando Electric Co., Ltd. <sup>Note 2</sup>			
	AF-xxxx	Programmer adapter used for 75X series. Connect the programmer adapter to AF-9703, AF-9704, AF-9705, and AF-9706 for use.			
	UNISITE 2900 3900	PROM programmer manufactured by Data I/O Japan Corp. <sup>Note 3</sup>			
	PPI-xxxx, DIP40/48	Programmer adapter used for 75X Series. Connect the programmer adapter to UNISITE, 2900, 3900 for use.			
Software	PG-1500 Controller	PG-1500 and a host machine are connected by serial and parallel interfaces and PG-1500 is controlled on the host machine.			
		Host machine	OS	Distribution media	Part number (product name)
		PC-9800 series	MS-DOS Ver. 3.30 to Ver. 6.2 <sup>Note 4</sup>	3.5-inch 2HD	μS5A13PG1500
				5-inch 2HD	μS5A10PG1500
		IBM PC/AT and its compatibles	See section 8.4	3.5-inch 2HC	μS7B13PG1500
				5-inch 2HC	μS7B10PG1500

**Note 1.** Discontinued

**Note 2.** Ando Electric Co., Ltd.

4-19-7, Kamata

Ota-Ku, Tokyo, 144

Japan

**Note 3.** Data I/O Japan Corp.

Sumitomo Insurance Higashi-Shinbashi Bld.

2-1-7, Higashi-Shinbashi

Minato-Ku, Tokyo 105

Japan

**Note 4.** Although task swapping function is provided in Ver. 5.00 or later, it cannot be used by this software.

**Remark** xxx: Product name which varies depending on the target device or package.

### 8.3.2 PROM programmer adapter list

Target device	Package	PROM programmer	PROM programmer adapter
$\mu$ PD75P068CU	42SDIP	PG-1500	PA-75P008CU
$\mu$ PD75P068GB	44QFP (10 × 10 mm)		
$\mu$ PD75P108BCW	64SDIP		PA-75P108CW
$\mu$ PD75P108BDW			
$\mu$ PD75P116CW			
$\mu$ PD75P108BGF	64QFP (14 × 20 mm)		PA-75P116GF
$\mu$ PD75P116GF			
$\mu$ PD75P117HGC	64QFP (14 × 14 mm)		PA-75P117GC
$\mu$ PD75P117HGK	64QFP (12 × 12 mm)		PA-75P117GK
$\mu$ PD75P117HKG	64WQFN		PA-75P117KG
$\mu$ PD75P308GF	80QFP (14 × 20 mm)		PA-75P308GF
$\mu$ PD75P316GF			
$\mu$ PD75P316AGF			
$\mu$ PD75P316BGC	80QFP (14 × 14 mm)		PA-75P316BGC
$\mu$ PD75P316BGK	80TQFP (12 × 12 mm)		PA-75P316BGK
$\mu$ PD75P308K	80WQFN		PA-75P308K
$\mu$ PD75P316AK			
$\mu$ PD75P316BKK-T			PA-75P316BKK-T
$\mu$ PD75P402CT	28SDIP		PA-75P402CT
$\mu$ PD75P402GB	44QFP (10×10 mm)		PA-75P402GB
$\mu$ PD75P516GF	80QFP (14×20 mm)		PA-75P516GF
$\mu$ PD75P518GF			
$\mu$ PD75P516K	80WQFN		PA-75P516K
$\mu$ PD75P518K			

**Program Adapter List (produced by Ando Electric Co., Ltd.)**

Target device	Package	PROM programmer	Program adapter
$\mu$ PD75P068CU	42SDIP	AF-9703 <sup>Note</sup>	AF-9783
$\mu$ PD75P068GB	44QFP (10 × 10 mm)	AF-9704	
$\mu$ PD75P108BCW	64SDIP	AF-9705	AF-9774
$\mu$ PD75P108BDW		AF-9706	
$\mu$ PD75P116CW			
$\mu$ PD75P108BGF	64QFP (14 × 20 mm)		AF-9775B
$\mu$ PD75P116GF			
$\mu$ PD75P117HGC	64QFP (14 × 14 mm)		AF-9775C
$\mu$ PD75P308GF	80QFP (14 × 20 mm)		AF-9777
$\mu$ PD75P308K	80WQFN		
$\mu$ PD75P316BGC	80QFP (14 × 14 mm)		AF-9777B
$\mu$ PD75P316BGK	80TQFP (12 × 12 mm)		
$\mu$ PD75P402CT	28SDIP		AF-9788A
$\mu$ PD75P402GB	44QFP (10 × 10 mm)		AF-9788B
$\mu$ PD75P516GF	80QFP (14 × 20 mm)		AF-9793
$\mu$ PD75P518GF			
$\mu$ PD75P516K	80WQFN		
$\mu$ PD75P518K			

**Note** Discontinued

**Socket Adapter List (produced by Data I/O Japan Corp.)**

Target device	Package	PROM programmer	Socket adapter
$\mu$ PD75P108BCW $\mu$ PD75P108BDW $\mu$ PD75P116CW	64SDIP	UNISITE  2900  3900	PPI-0601
$\mu$ PD75P108BGF $\mu$ PD75P116GF	64QFP (14 × 20 mm)		PPI-0501
$\mu$ PD75P238GJ	94QFP (20 × 20 mm)		PPI-0501
$\mu$ PD75P238KF	94WQFN		PPI-0216
$\mu$ PD75P308GF	80QFP (14 × 20 mm)		PPI-0502
$\mu$ PD75P308K $\mu$ PD75P316AK	80WQFN		PPI-0201
$\mu$ PD75P402C	28DIP		DIP40/48
$\mu$ PD75P402CT	28SDIP		PPI-0603
$\mu$ PD75P402GB	44QFP (10 × 10 mm)		PPI-0505
$\mu$ PD75P516GF	80QFP (14 × 20 mm)		PPI-0502
$\mu$ PD75P516K $\mu$ PD75P518K	80WQFN		PPI-0201

## 8.4 About IBM PC OS

The following IBM PC OS are supported.

OS	Version
PC DOS™	Ver.5.02 to Ver.6.3 J6.1/V <sup>Note</sup> to J6.3/V <sup>Note</sup>
MS-DOS	Ver.3.30 to Ver.6.22 5.0/V <sup>Note</sup> to 6.2/V <sup>Note</sup>
IBM DOS™	J5.02/V <sup>Note</sup>

**Note** Supported only in English mode.

**Caution** Although version 5.0 or later provides the task swap function, it cannot be used with this software.



## 9. 75X SERIES DOCUMENT LIST

The following tables list current documents as of August 1996.

### 9.1 Documents for 75X Series Common

Document	Document Number	
	Japanese	English
75X Series Data Book Vol. 1	U10450J	–
75X Series Data Book Vol. 2	U10886J	–
75X Series Development Tool Pamphlet	EF-221	EF-1110
Single-Chip Microcontroller Development Tool Selection Guide	U11069J	U11069E
SBI User's Manual	IEM-5040	–

### 9.2 Documents for Individual Products

#### (1) General purpose series ( $\mu$ PD750xx)

Part number	Pamphlet	Data sheet	User's manual	Instruction use table	Application note
$\mu$ PD75064	IF-2018	IC-3140B	IEU-1366	–	IEA-1296
$\mu$ PD75066					
$\mu$ PD75068					
$\mu$ PD75P068		IC-3290			

## (2) Control series ( $\mu$ PD751xx)

Part number	Pamphlet	Data sheet	User's manual	Instruction use table	Application note
$\mu$ PD75104	—	IC-2520B	IEM-1260	IEM-902	(I) Basic IEM-1139 (II) Remote control reception IEM-1281 (III) Bar code reader IEM-1265 (IV) IC control for MSK transmission/ reception IEA-1278
$\mu$ PD75106					
$\mu$ PD75108		IC-2549			
$\mu$ PD75112					
$\mu$ PD75116		IC-3358			
$\mu$ PD75P116					
$\mu$ PD75104A	—	IC-2520			
$\mu$ PD75108A					
$\mu$ PD75P108B	—	IC-2580			
$\mu$ PD75108F	—	IC-2810			
$\mu$ PD75112F					
$\mu$ PD75116F					
$\mu$ PD75116H	—	IC-3120	IEU-1340	IEM-5562	
$\mu$ PD75117H					
$\mu$ PD75P117H		IP-3130			

## (3) LCD driving series ( $\mu$ PD753xx)

Part number	Pamphlet	Data sheet	User's manual	Instruction use table	Application note			
$\mu$ PD75304		IC-2523	U-11023E	—	Basic IEA-1239 SBI Application IEA-1245			
$\mu$ PD75306								
$\mu$ PD75308								
$\mu$ PD75P308	—	IC-2472						
$\mu$ PD75P316A	—	IC-2524						
$\mu$ PD75304B	IF-2016	IC-2913						
$\mu$ PD75306B								
$\mu$ PD75308B								
$\mu$ PD75P316B		IC-3189						

**(4) Submicrocontroller series ( $\mu$ PD754xx)**

Part number	Pamphlet	Data sheet	User's manual	Instruction use table	Application note
$\mu$ PD75402A	—	IC-2551	IEU-1270	—	IEA-1260
$\mu$ PD75P402		IC-2650			

**(5) Control series (with on-chip A/D converter) ( $\mu$ PD755xx)**

Part number	Pamphlet	Data sheet	User's manual	Instruction use table	Application note
$\mu$ PD75512	—	IC-2569	IEU-1252	IEM-5036	Basic IEA-1259 A/D Converter IEA-1236
$\mu$ PD75516		IC-2471			
$\mu$ PD75P516		IC-2473			
$\mu$ PD75517		IC-2672	IEU-1305	IEM-5523	
$\mu$ PD75518		IC-2706			
$\mu$ PD75P518		IC-2839			

### 9.3 Development Tool Relevant Documents (User's Manuals)

#### 9.3.1 Hardware

- 75X Series Common

Document	Document Number	
	Japanese	English
IE-75000-R/IE-75001-R	EEU-846	EEU-1455
IE-75000-R-EM	EEU-673	EEU-1294
PG-1500	EEU-651	EEU-1335

- Individual Products

Document	Document Number	
	Japanese	English
EP-75068CU-R	EEU-873	EEU-1429
EP-75068GB-R	EEU-872	EEU-1428
EP-75108CW-R	EEU-696	EEU-1308
EP-75108GF-R	EEU-695	EEU-1318
EP-75108AGC-R	EEU-694	EEU-1307
EP-75308GF-R	EEU-689	EEU-1301
EP-75308BGC-R	EEU-825	EEU-1406
EP-75308BGK-R	EEU-838	EEU-1408
EP-75402C-R	EEU-701	EEU-1319
EP-75402GB-R	EEU-702	EEU-1316
EP-75516GF-R	EEU-703	EEU-1315

### 9.3.2 Software

Document		Document Number	
		Japanese	English
RA75X assembler package	Operation	EEU-731	EEU-1346
	Language	EEU-730	EEU-1363
PG-1500 controller	PC-9800 Series (MS-DOS) Base	EEU-704	EEU-1291
	IBM PC Series (PC DOS) Base	EEU-5008	U10540E

**Remark** For explanation of the IE control program, refer to the **IE-75000-R/IE-75001-R User's Manual (EEU-1455)**.

## 10. PROCEDURE FOR ORDERING MASK ROM

Upon completion of the program development, order mask ROM as required according to the following procedure:

### <1> Reserve mask ROM ordering

Contact an authorized NEC distributor or the NEC sales department and inform them about your planned ROM ordering date. Failure to do so may result in processing delays.

### <2> Prepare ordering media

The following three media are available for ordering mask ROM:

- UV-EPROM<sup>Note</sup>
- 3.5-inch IBM formatted floppy diskettes
- 5-inch IBM formatted floppy diskettes

**Note** To order mask ROM using UV-EPROM, prepare three UV-EPROM chips which contain the same data. Enter the mask option data under Mask Option Information.

### <3> Complete required documents

To order mask ROM, fill out the following documents:

- Mask ROM Order Slip
- Mask ROM Order Check Sheet
- Mask Option Information

### <4> Order

Send the media prepared in <2> together with the documents prepared in <3> to your authorized NEC distributor or the NEC sales department by the set ordering date.

**Note** For details, refer to the information document "ROM code ordering" (document number: C10302E).

[MEMO]