# Fixed width addition

**Fixed-width addition**: adding one bit at time, using the usual column-by-column and carry arithmetic, and dropping the carry from the leftmost column so the result is the same width as the summands. *Does this give the right value for the sum?* 

$$[0\ 1\ 0\ 1]_{s,4} + [1\ 1\ 0\ 1]_{s,4}$$

$$[0\ 1\ 0\ 1]_{2c,4} + [1\ 0\ 1\ 1]_{2c,4}$$

$$\begin{array}{c} (1\ 1\ 0\ 1\ 0\ 0)_{2,6} \\ + (0\ 0\ 0\ 1\ 0\ 1)_{2,6} \end{array}$$

$$\begin{array}{c} [1\ 1\ 0\ 1\ 0\ 0]_{s,6} \\ +[0\ 0\ 0\ 1\ 0\ 1]_{s,6} \end{array}$$

$$\begin{array}{c} [1\ 1\ 0\ 1\ 0\ 0]_{2c,6} \\ + [0\ 0\ 0\ 1\ 0\ 1]_{2c,6} \end{array}$$

## Circuits basics

In a **combinatorial circuit** (also known as a **logic circuit**), we have **logic gates** connected by **wires**. The inputs to the circuits are the values set on the input wires: possible values are 0 (low) or 1 (high). The values flow along the wires from left to right. A wire may be split into two or more wires, indicated with a filled-in circle (representing solder). Values stay the same along a wire. When one or more wires flow into a gate, the output value of that gate is computed from the input values based on the gate's definition table. Outputs of gates may become inputs to other gates.

## Logic gates definitions

|   | Output   |
|---|--|
| y | x  AND  y  |
| 1 | 1  |
| 0 | 0  |
| 1 | 0  |
| 0 | 0  |
|   | $\begin{array}{c} y \\ 1 \\ 0 \\ 1 \\ 0 \end{array}$ |



| Inputs |   | Output    |
|--------|---|-----------|
| x      | y | x  XOR  y |
| 1      | 1 | 0         |
| 1      | 0 | 1         |
| 0      | 1 | 1         |
| 0      | 0 | 0         |



$$\begin{array}{c|c}
\text{Input} & \text{Output} \\
x & \text{NOT } x \\
\hline
1 & 0 \\
0 & 1
\end{array}$$



## Digital circuits basic examples

Example digital circuit:

Output when 
$$x = 1, y = 0, z = 0, w = 1$$
 is \_\_\_\_\_  
Output when  $x = 1, y = 1, z = 1, w = 1$  is \_\_\_\_\_  
Output when  $x = 0, y = 0, z = 0, w = 1$  is \_\_\_\_\_  
 $z = w = 0$ 


Draw a logic circuit with inputs x and y whose output is always 0. Can you use exactly 1 gate?

## Half adder circuit

**Fixed-width addition**: adding one bit at time, using the usual column-by-column and carry arithmetic, and dropping the carry from the leftmost column so the result is the same width as the summands. In many cases, this gives representation of the correct value for the sum when we interpret the summands in fixed-width binary or in 2s complement.

For single column:

| Inp   | out   | Ou    | tput  |  |
|-------|-------|-------|-------|--|
| $x_0$ | $y_0$ | $c_0$ | $s_0$ |  |
| 1     | 1     |       |       |  |
| 1     | 0     |       |       |  |
| 0     | 1     |       |       |  |
| 0     | 0     |       |       |  |



## Two bit adder circuit

Draw a logic circuit that implements binary addition of two numbers that are each represented in fixed-width binary:

- Inputs  $x_0, y_0, x_1, y_1$  represent  $(x_1x_0)_{2,2}$  and  $(y_1y_0)_{2,2}$
- Outputs  $z_0, z_1, z_2$  represent  $(z_2 z_1 z_0)_{2,3} = (x_1 x_0)_{2,2} + (y_1 y_0)_{2,2}$  (may require up to width 3)

First approach: half-adder for each column, then combine carry from right column with sum of left column Write expressions for the circuit output values in terms of input values:

$$z_0 = \underline{\hspace{2cm}}$$

$$z_1 = \underline{\hspace{2cm}}$$

$$z_2 = \underline{\hspace{2cm}}$$



There are other approaches, for example: for middle column, first add carry from right column to  $x_1$ , then add result to  $y_1$ 

# Logical operators truth tables

Truth tables: Input-output tables where we use T for 1 and F for 0.

| Inp            | ut | Output       |              |             |
|----------------|----|--------------|--------------|-------------|
|                |    | Conjunction  | Exclusive or | Disjunction |
| p              | q  | $p \wedge q$ | $p\oplus q$  | $p \lor q$  |
| $\overline{T}$ | T  | T            | F            | T           |
| T              | F  | F            | T            | T           |
| F              | T  | F            | T            | T           |
| F              | F  | F            | F            | F           |
|                |    | AND          | XOR          | OR          |

| Input          | Output Negation |
|----------------|-----------------|
| p              | $\neg p$        |
| $\overline{T}$ | F               |
| F              | T               |
|                | -NOT            |