

## Week 3 at a glance

### We will be learning and practicing to:

- Model systems with tools from discrete mathematics and reason about implications of modelling choices. Explore applications in CS through multiple perspectives, including software, hardware, and theory.
  - Determining the properties of positional number representations, including overflow and bit operations
  - Connecting logical circuits and compound proposition and tracing to calculate output values
- Translate between different representations to illustrate a concept.
  - Translating between symbolic and English versions of statements using precise mathematical language
- Use precise notation to encode meaning and present arguments concisely and clearly
  - Listing the truth tables of atomic boolean functions (and, or, xor, not, if, iff)
- Know, select and apply appropriate computing knowledge and problem-solving techniques. Reason about computation and systems. Use mathematical techniques to solve problems. Determine appropriate conceptual tools to apply to new situations. Know when tools do not apply and try different approaches. Critically analyze and evaluate candidate solutions.
  - Evaluating compound propositions
  - Judging logical equivalence of compound propositions using symbolic manipulation with known equivalences, including DeMorgan's Law
  - Judging logical equivalence of compound propositions using truth tables
  - Rewriting compound propositions using normal forms
  - Judging whether a collection of propositions is consistent

### TODO:

Review quiz based on class material each day (due Friday April 19, 2024)

Homework assignment 3 (due Tuesday April 23, 2024)

# Week 3 Monday: Fixed-width Addition and Circuits

**Fixed-width addition:** adding one bit at time, using the usual column-by-column and carry arithmetic, and dropping the carry from the leftmost column so the result is the same width as the summands. Does this give the right value for the sum?

sign bit

$$\begin{array}{r}
 \downarrow 4 \ 2 \ 1 \\
 \text{Summand 1} \quad [0 \ 1 \ 0 \ 1]_{s,4} \\
 \text{Summand 2} \quad + [1 \ 1 \ 0 \ 1]_{s,4} \\
 \hline
 \text{result} \quad [0010]_{s,4}
 \end{array}$$

SIGN MAGNITUDE

Value of summand 1  $+ (4+1) = 5$

Value of summand 2  $- (4+1) = -5$

value of result  $+ (2) = 2.$

DOES NOT GIVE EXPECTED RESULT.

$$\begin{array}{r}
 -8 \ 4 \ 2 \ 1 \\
 [0 \ 1 \ 0 \ 1]_{2c,4} \\
 + [1 \ 0 \ 1 \ 1]_{2c,4} \\
 \hline
 [0000]_{2c,4}
 \end{array}$$

2s COMPLEMENT

$0 \cdot (-8) + 1 \cdot 4 + 0 \cdot 2 + 1 \cdot 1 = 5$

$1 \cdot (-8) + 0 \cdot 4 + 1 \cdot 2 + 1 \cdot 1 = -5$

$0 \cdot (-8) + 0 \cdot 4 + 0 \cdot 2 + 0 \cdot 1 = 0$

EXPECTED RESULT !

$$\begin{array}{r}
 \text{Summand 1} \quad 32 \ 16 \ 8 \ 4 \ 2 \ 1 \\
 (1 \ 1 \ 0 \ 1 \ 0 \ 0)_{2,6} \\
 \text{Summand 2} \quad + (0 \ 0 \ 0 \ 1 \ 0 \ 1)_{2,6} \\
 \hline
 \text{result} \quad 1 \ 1 \ 1 \ 0 \ 0 \ 1
 \end{array}$$

Value of summand 1  $32+16+4 = 52$

Value of summand 2  $4+1 = 5$

value of result  $32+16+8+1 = 57$

GIVES EXPECTED RESULT

$$\begin{array}{r}
 \text{Summand 1} \quad 16 \ 8 \ 4 \ 2 \ 1 \\
 (1 \ 1 \ 0 \ 1 \ 0 \ 0)_{2,6} \\
 \text{Summand 2} \quad + (0 \ 0 \ 0 \ 1 \ 0 \ 1)_{2,6} \\
 \hline
 1 \ 1 \ 1 \ 0 \ 0 \ 1
 \end{array}$$

Value of summand 1  $-(16+4) = -20$

Value of summand 2  $+(4+1) = 5$

value of result  $-(16+8+1) = -25$

DOES NOT GIVE EXPECTED RESULT


$$\begin{array}{r}
 \text{Summand 1} \quad -32 \ 16 \ 8 \ 4 \ 2 \ 1 \\
 (1 \ 1 \ 0 \ 1 \ 0 \ 0)_{2c,6} \\
 \text{Summand 2} \quad + (0 \ 0 \ 0 \ 1 \ 0 \ 1)_{2c,6} \\
 \hline
 1 \ 1 \ 1 \ 0 \ 0 \ 1
 \end{array}$$

Value of summand 1  $-32+16+4 = -12$

Value of summand 2  $4+1 = 5$

value of result  $-32+16+8+1 = -7$


GIVES EXPECTED RESULT



In a **combinatorial circuit** (also known as a **logic circuit**), we have **logic gates** connected by **wires**. The inputs to the circuits are the values set on the input wires: possible values are 0 (low) or 1 (high). The values flow along the wires from left to right. A wire may be split into two or more wires, indicated with a filled-in circle (representing solder). Values stay the same along a wire. When one or more wires flow into a gate, the output value of that gate is computed from the input values based on the gate's definition table. Outputs of gates may become inputs to other gates.

Inputs		Output
$x$	$y$	$x \text{ AND } y$
1	1	1
1	0	0
0	1	0
0	0	0


output is set to 1 exactly when both inputs are set to 1



two input wires, one output wire


Inputs		Output
$x$	$y$	$x \text{ XOR } y$
1	1	0
1	0	1
0	1	1
0	0	0

output is set to 1 exactly when inputs are different from one another




Input	Output
$x$	NOT $x$
1	0
0	1

output is the opposite of the input.



one input wire, one output wire.



Example digital circuit: (Review Quiz 2b)



Output when  $x = 1, y = 0, z = 0, w = 1$  is 0  
 Output when  $x = 1, y = 1, z = 1, w = 1$  is 0  
 Output when  $x = 0, y = 0, z = 0, w = 1$  is 1

Draw a logic circuit with inputs  $x$  and  $y$  whose output is always 0. Can you use exactly 1 gate?

*Alternatively:*



NOTATION:

NOT "nought" 0

NOT x  $\neg x$  "x nought"


## Week 3 Wednesday: Propositional Logic

**Fixed-width addition:** adding one bit at time, using the usual column-by-column and carry arithmetic, and dropping the carry from the leftmost column so the result is the same width as the summands. In many cases, this gives representation of the correct value for the sum when we interpret the summands in fixed-width binary or in 2s complement.

For single column:

Definition table

$x_0$	$+1$	Input	Output
$+y_0$	$? ?$	$x_0 \ y_0$	$c_0 \ s_0$
$\hline C. S.$		1 1	1 0
		1 0	0 1
		0 1	0 1
		0 0	0 0



Draw a logic circuit that implements binary addition of two numbers that are each represented in fixed-width binary:

- Inputs  $x_0, y_0, x_1, y_1$  represent  $(x_1x_0)_{2,2}$  and  $(y_1y_0)_{2,2}$
- Outputs  $z_0, z_1, z_2$  represent  $(z_2z_1z_0)_{2,3} = (x_1x_0)_{2,2} + (y_1y_0)_{2,2}$  (may require up to width 3)



First approach: half-adder for each column, then combine carry from right column with sum of left column

Write expressions for the circuit output values in terms of input values:

$$z_0 = x_0 \oplus y_0$$

$$z_1 = (x_1 \oplus y_1) \oplus (x_0 \wedge y_0)$$

$$z_2 = (x_1 \wedge y_1) \oplus ((x_1 \oplus y_1) \wedge (x_0 \wedge y_0))$$






There are other approaches, for example: for middle column, first add carry from right column to  $x_1$ , then add result to  $y_1$


## Logical operators aka propositional connectives

1


<b>Conjunction</b>	AND	$\wedge$	<code>\land</code>	2 inputs	Evaluates to $T$ exactly when <b>both</b> inputs are $T$
<b>Exclusive or</b>	XOR	$\oplus$	<code>\oplus</code>	2 inputs	Evaluates to $T$ exactly when <b>exactly one</b> of inputs is $T$
<b>Disjunction</b>	OR	$\vee$	<code>\lor</code>	2 inputs	Evaluates to $T$ exactly when <b>at least one</b> of inputs is $T$
<b>Negation</b>	NOT	$\neg$	<code>\lnot</code>	1 input	Evaluates to $T$ exactly when its input is $F$

Truth tables: Input-output tables where we use  $T$  for 1 and  $F$  for 0.

Input		Conjunction	Exclusive or	Disjunction
$p$	$q$	$p \wedge q$	$p \oplus q$	$p \vee q$
$T$	$T$	$T$	$F$	$T$
$T$	$F$	$F$	$T$	$T$
$F$	$T$	$F$	$T$	$T$
$F$	$F$	$F$	$F$	$F$
				

Input	Output
$p$	$\neg p$
$T$	$F$
$F$	$T$
	

Draw  
Circuit



Input			intermediate columns				Output
$p$	$q$	$r$	$p \wedge q$	$p \oplus q$	$(p \oplus q) \wedge r$		$(p \wedge q) \oplus ((p \oplus q) \wedge r)$
$T$	$T$	$T$	$T$	$F$	$F$		$(T \wedge T) \oplus ((T \oplus T) \wedge T) = T$
$T$	$T$	$F$	$T$	$F$	$F$		$T$
$T$	$F$	$T$	$F$	$T$	$T$		$T$
$T$	$F$	$F$	$F$	$T$	$F$		$F$
$F$	$T$	$T$	$F$	$T$	$T$		$T$
$F$	$T$	$F$	$F$	$T$	$F$		$F$
$F$	$F$	$T$	$F$	$F$	$F$		$F$
$F$	$F$	$F$	$F$	$F$	$F$		$F$

$$T \oplus (F \wedge T) = T \oplus F = T$$

## Week 3 Friday: Logical Equivalence

Given a truth table, how do we find an expression using the input variables and logical operators that has the output values specified in this table?

*Application:* design a circuit given a desired input-output relationship.

Input		Output	
$p$	$q$	$mystery_1$	$mystery_2$
$T$	$T$	$T$	$F$
$T$	$F$	$T$	$F$
$F$	$T$	$F$	$F$
$F$	$F$	$T$	$T$

Expressions that have output  $mystery_1$  are

Expressions that have output  $mystery_2$  are

*Idea:* To develop an algorithm for translating truth tables to expressions, define a convenient **normal form** for expressions.

**Definition** An expression built of variables and logical operators is in **disjunctive normal form** (DNF) means that it is an OR of ANDs of variables and their negations.

**Definition** An expression built of variables and logical operators is in **conjunctive normal form** (CNF) means that it is an AND of ORs of variables and their negations.

**Proposition:** Declarative sentence that is true or false (not both).

**Propositional variable:** Variable that represents a proposition.

**Compound proposition:** New proposition formed from existing propositions (potentially) using logical operators. *Note:* A propositional variable is one example of a compound proposition.

**Truth table:** Table with one row for each of the possible combinations of truth values of the input and an additional column that shows the truth value of the result of the operation corresponding to a particular row.

**Logical equivalence :** Two compound propositions are **logically equivalent** means that they have the same truth values for all settings of truth values to their propositional variables.

**Tautology:** A compound proposition that evaluates to true for all settings of truth values to its propositional variables; it is abbreviated *T*.

**Contradiction:** A compound proposition that evaluates to false for all settings of truth values to its propositional variables; it is abbreviated *F*.

**Contingency:** A compound proposition that is neither a tautology nor a contradiction.

Label each of the following as a tautology, contradiction, or contingency.

$p \wedge p$

$p \oplus p$

$p \vee p$

$p \vee \neg p$

$p \wedge \neg p$

*Extra Example:* Which of the compound propositions in the table below are logically equivalent?

Input		Output				
$p$	$q$	$\neg(p \wedge \neg q)$	$\neg(\neg p \vee \neg q)$	$(\neg p \vee q)$	$(\neg q \vee \neg p)$	$(p \wedge q)$
$T$	$T$					
$T$	$F$					
$F$	$T$					
$F$	$F$					

## Review Quiz

1. Fixed-width addition: Recall the definitions of signed integer representations from class: sign-magnitude and 2s complement.

- (a) Recall the definitions of signed integer representations from class: sign-magnitude and 2s complement.
- What is the least integer that can be represented in sign-magnitude width 4?
  - What is the greatest integer that can be represented in sign-magnitude width 4?
  - What is the least integer that can be represented in 2s complement width 4?
  - What is the greatest integer that can be represented in 2s complement width 4?
- (b) i. In binary fixed-width addition (adding one bit at time, using the usual column-by-column and carry arithmetic, and ignoring the carry from the leftmost column), we get:

$$\begin{array}{rcl} 1110 & \text{first summand} \\ +0100 & \text{second summand} \\ \hline 0010 & \text{result} \end{array}$$

Select all and only the true statements below:

- When interpreting each of the summands and the result in binary fixed-width 4, the result represents the actual value of the sum of the summands.
  - When interpreting each of the summands and the sum in sign-magnitude width 4, the result represents the actual value of the sum of the summands.
  - When interpreting each of the summands and the sum in 2s complement width 4, the result represents the actual value of the sum of the summands.
- ii. In binary fixed-width addition (adding one bit at time, using the usual column-by-column and carry arithmetic, and ignoring the carry from the leftmost column), we get:

$$\begin{array}{rcl} 0110 & \text{first summand} \\ +0111 & \text{second summand} \\ \hline 1101 & \text{result} \end{array}$$


Select all and only the true statements below:

- When interpreting each of the summands and the result in binary fixed-width 4, the result represents the actual value of the sum of the summands.
- When interpreting each of the summands and the sum in sign-magnitude width 4, the result represents the actual value of the sum of the summands.
- When interpreting each of the summands and the sum in 2s complement width 4, the result represents the actual value of the sum of the summands.



## 2. Circuits


- (a) i. Consider the logic circuit



Calculate the value of the output of this circuit ( $y_1$ ) for each of the following settings(s) of input values.

- A.  $x_1 = 1, x_2 = 1$
- B.  $x_1 = 1, x_2 = 0$
- C.  $x_1 = 0, x_2 = 1$
- D.  $x_1 = 0, x_2 = 0$


- ii. Consider the logic circuit



For which of the following settings(s) of input values is the output  $y_1 = 0, y_2 = 1$ ? (Select all and only those that apply.)

- A.  $x_1 = 0, x_2 = 0, x_3 = 0$ , and  $x_4 = 0$
- B.  $x_1 = 1, x_2 = 1, x_3 = 1$ , and  $x_4 = 1$
- C.  $x_1 = 1, x_2 = 0, x_3 = 0$ , and  $x_4 = 1$
- D.  $x_1 = 0, x_2 = 0, x_3 = 1$ , and  $x_4 = 1$


- (b) Recall this circuit from class:



Which of the following is true about all possible input values  $x, y, z, w$ ? (Select all and only choices that are true for all values.)

- i. The output *out* is set to 1 exactly when  $x$  is 0, and it is set to 0 otherwise.
- ii. The output *out* is set to 1 exactly when  $(xyzw)_{2,4} < 8$ , and it is set to 0 otherwise.
- iii. The output *out* is set to 1 exactly when  $(wzyx)_{2,4}$  is an even integer, and it is set to 0 otherwise.



- (c) i. Consider the logic circuit



For which of the following settings(s) of input values is the output  $y_1 = 0$ ? (Select all and only those that apply.)

- A.  $x_1 = 0, x_2 = 0, x_3 = 0$ , and  $x_4 = 0$
- B.  $x_1 = 1, x_2 = 1, x_3 = 1$ , and  $x_4 = 1$
- C.  $x_1 = 1, x_2 = 0, x_3 = 0$ , and  $x_4 = 1$
- D.  $x_1 = 0, x_2 = 0, x_3 = 1$ , and  $x_4 = 1$

ii. Consider the logic circuits



For which of the following settings(s) of input values do the outputs of these circuits have the same value, i.e.  $y_1 = z_1$ ? (Select all and only those that apply.)

- A.  $x_1 = 1, x_2 = 1$
- B.  $x_1 = 1, x_2 = 0$
- C.  $x_1 = 0, x_2 = 1$
- D.  $x_1 = 0, x_2 = 0$

### 3. Compound Propositions

- (a) Recall the definition of DNF (disjunctive normal form) and CNF (conjunctive normal form). In particular, remember that to build an expression in DNF whose output matches a given truth table, we focus on the rows of the truth table that output  $T$ ; To build an expression in CNF whose output matches a given truth table, we focus on the rows of the truth table that output  $F$ . Select all and only true statements about an expression that has output ? in the truth table below:

Input			Output
$p$	$q$	$r$	?
$T$	$T$	$T$	$T$
$T$	$T$	$F$	$T$
$T$	$F$	$T$	$F$
$T$	$F$	$F$	$T$
$F$	$T$	$T$	$F$
$F$	$T$	$F$	$F$
$F$	$F$	$T$	$T$
$F$	$F$	$F$	$F$

An expression in DNF that has output ? is

$$(p \wedge q \wedge r) \vee (p \wedge q \wedge \neg r) \vee (p \wedge \neg q \wedge \neg r) \vee (\neg p \wedge \neg q \wedge r)$$

An expression in DNF that has output ? is

$$(\neg p \wedge \neg q \wedge \neg r) \vee (\neg p \wedge \neg q \wedge r) \vee (\neg p \wedge q \wedge r) \vee (p \wedge q \wedge \neg r)$$

An expression in CNF that has output ? is

$$(p \vee \neg q \vee r) \wedge (\neg p \vee q \vee r) \wedge (\neg p \vee q \vee \neg r) \wedge (\neg p \vee \neg q \vee \neg r)$$

An expression in CNF that has output ? is

$$(\neg p \vee q \vee \neg r) \wedge (p \vee \neg q \vee \neg r) \wedge (p \vee \neg q \vee r) \wedge (p \vee q \vee r)$$

For each of the following compound propositions, determine if it is in DNF, CNF, both, or neither.

- (b) i.  $(x \vee y \vee z) \wedge (x \wedge \neg y \wedge z)$   
ii.  $\neg(x \wedge y \wedge z) \wedge \neg(\neg x \wedge y \wedge \neg z)$

4. Logical equivalence.

For each of the following propositions, indicate exactly one of:

- There is no assignment of truth values to its variables that makes it true,
- There is exactly one assignment of truth values to its variables that makes it true, or
- There are exactly two assignments of truth values to its variables that make it true, or
- There are exactly three assignments of truth values to its variables that make it true, or
- *All* assignments of truth values to its variables make it true.

- (a)  $x \wedge y \wedge (x \vee y)$   
(b)  $\neg x \wedge y \wedge (x \vee y)$   
(c)  $x \wedge \neg y \wedge (x \wedge y)$   
(d)  $\neg x \wedge (y \vee \neg y)$   
(e)  $x \wedge (y \vee \neg x)$