


High level specification of hardware design
(in C, C++, System C)



Behavioral Synthesis Tool

Compiler Transformations
(*e.g.*, dead code elimination)



Scheduling Transformations
(*e.g.*, Loop pipelining) 



Resource Allocation
and Control Synthesis



Implementation in hardware description language
(in VHDL, Verilog)