

# Distributed Data Processing Environments


José Orlando Pereira

Departamento de Informática  
Universidade do Minho




# “Fast”

- Latency: time to complete a task
- Throughput: tasks completed in a unit of time
- Hard / expensive to achieve both at the same time




# Latency vs. throughput


- Latency vs. bandwidth trade-off changes with load
- When approaching system capacity, latency increases with queuing
- Optimization means pushing the curve right/down



# A model of computing




# A model of computing



- Challenges for data-intensive programs:
  - RAM memory is not big enough
  - RAM memory is not fast enough


# Memory hierarchy



# Memory hierarchy

- Minimize data movement to optimize performance
- General strategies:
  - Improve locality → Do more with data that is already loaded up in the memory hierarchy
  - Be thrifty → Avoid loading data that is not strictly necessary

# A model of computing




- Challenge for data-intensive programs:
  - Computation is not fast enough



# Moore's Law

50 Years of Microprocessor Trend Data



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten  
New plot and data collected for 2010-2021 by K. Rupp

Source <https://github.com/karlrupp/microprocessor-trend-data>

# Pipelining

instruction latency = 5 cycles

Fetch	Decode	Load	Execute	Store
mov    DWORD PTR [rbp-8], eax				
mov    eax, DWORD PTR [rbp-20]	DWORD PTR [rbp-8], eax			
...	mov    eax, DWORD PTR [rbp-20]	DWORD PTR [rbp-8], eax		
...	...	mov    eax, DWORD PTR [rbp-20]	DWORD PTR [rbp-8], eax	
...	...	...	mov    eax, DWORD PTR [rbp-20]	DWORD PTR [rbp-8], eax
...	...	...	...	mov    eax, DWORD PTR [rbp-20]

throughput = 1 instruction / cycle

# Pipelining

Fetch	Decode	Load	Execute	Store
<code>mov eax, DWORD PTR [rbp-20]</code>				
<code>add eax, eax</code>	<code>mov eax, DWORD PTR [rbp-20]</code>			
...	<code>add eax, eax</code>	<code>mov eax, DWORD PTR [rbp-20]</code>		
...	...	???	<code>mov eax, DWORD PTR [rbp-20]</code>	
...	...	...	stall	<code>mov eax, DWORD PTR [rbp-20]</code>
...	...	...	...	stall


- Data dependency:
  - Trying to load a value that has not yet been computed

# Pipelining

Fetch	Decode	Load	Execute	Store
jns .L2				
???	jns .L2			
stall	stall	jns .L2		
stall	stall	stall	jns .L2	
stall	stall	stall	stall	jns .L2
.L2: mov edx, DWORD PTR [rbp-4]		stall	stall	stall

- Control flow dependency:
  - Cannot predict the next instruction


# Vectorization



- Use wide registers that can fit vectors instead of scalars:
  - Example: Intel AVX512 → 512 bits
    - 64 byte vector
    - 32 shorts
    - 16 ints
    - ...
- Load, execute, and store full vectors, or slices of vectors, in a single instruction
- Key technique in GPUs


# Multi-core

```
mov     eax, DWORD PTR [rbp-20]
mov     eax, eax
mov     DWORD PTR [rbp-8], eax
mov     eax, DWORD PTR [rbp-20]
mov     eax, eax
IP->   mov     DWORD PTR [rbp-12], eax
mov     DWORD PTR [rbp-4], 5
mov     eax, DWORD PTR [rbp-4]
mov     eax, DWORD PTR [rbp-12]
mov     eax, eax
.L2:
mov     eax, DWORD PTR [rbp-12]
mov     DWORD PTR [rbp-4], eax
mov     edx, DWORD PTR [rbp-4]
mov     eax, DWORD PTR [rbp-8]
mov     edx, eax
mov     eax, DWORD PTR [rbp-12]
```




```
5      mov     eax, DWORD PTR [r
6      imul    eax, eax
7      mov     DWORD PTR [rbp-8]
8      mov     eax, DWORD PTR [r
9      add     eax, eax
10     mov     DWORD PTR [rbp-12]
11     mov     DWORD PTR [rbp-4]
12     mov     eax, DWORD PTR [r
13     sub     eax, DWORD PTR [r
14     test    eax, eax
15     jns     .L2
16     mov     eax, DWORD PTR [r
17     add     DWORD PTR [rbp-4]
18 .L2:
19     mov     edx, DWORD PTR [r
20     mov     eax, DWORD PTR [r
21     add     edx, eax
22     mov     eax, DWORD PTR [r
```

# Distributed




# Coordination overhead

- Splitting a task incurs in coordination overhead
- Consider two versions of a chunked vector operation:
  - Get chunk of size 1, execute
  - Get chunk of size 2, execute one and the other






# Coordination overhead




- Eventually, at least one core is blocked waiting for coordination

# Coordination overhead




- Reducing the contention on coordination improves performance, even if doing the same work!

# Amdahl's Law




**Key Issue:**  
How much time is used for coordination



# Fault tolerance


```
PTR [rbp-20]
[rbp-8], eax
PTR [rbp-20]
P -> Fetch
[rbp-4], 5
PTR [rbp-4]
PTR [rbp-12]
PTR [rbp-12]
[rbp-4], eax
PTR [rbp-4]
PTR [rbp-8]
PTR [rbp-12]
```




- Distributed systems:
  - More costly in terms of coordination, but...
  - Enable fault tolerance

# Hardware abstraction and protection?


- How to run programs on computers with different configurations?
  - Memory capacity
  - # of CPU cores
- How to prevent the running program from accessing all resources?
  - Stored data



# Operating system



# Hypervisor



# Cloud computing

- Hypervisors allow resources to be pooled and sliced
  - Elasticity
  - Computing as an utility
- Available in Infrastructure as a Service (IaaS) from cloud providers
  - Cost effective for data storage and processing

**Key Issue:**  
Exploiting cloud computing



# Summary

- Key issues for distributed data processing:
  - Data movement
  - Parallelism
  - Coordination
  - Financial cost
  - Fault tolerance
- We will often justify design and implementation decisions with these issues!