

1

2

3

4







FPGAIO_A[2..27] FPGAIO_A[2..27]
FPGAIO_B[0..21] FPGAIO_B[0..21]

U_Config_Interfaces
Config_Interfaces.SchDoc

HARD_JTAG HARD_JTAG
AS_INTERFACE AS_INTERFACE

U_MicroSD
MicroSD.SchDoc

uSD_SPI



Title **CONNECTORS**

Size: A4

Number: 2

Revision: *



Date: 10/07/2015


Time: 03:55:21


Sheet 2 of 18


File: C:\Users\Public\Documents\Altium\Projects\RTTester_CIV\Connectors.SchDoc

Altium



Title CONFIG. INTERFACES			
Size: A4	Number: 3	Revision: *	
Date: 10/07/2015	Time: 03:55:21	Sheet 3 of 18	
File: C:\Users\Public\Documents\Altium\Projects\RTTester_CIV\Config_Interfaces.SchDoc			









1

2

3

4



Title **FPGA Banks**Size: **A4**

Number:7

Revision:*


Date: 10/07/2015


Time: 03:55:21


Sheet 7 of 18




File: C:\Users\Public\Documents\Altium\Projects\RTTester CIV\FPGA_Banks.SchDoc









Title FPGA CONFIGURATION			* * * * *	
Size: A4	Number: 9	Revision: *		
Date: 10/07/2015	Time: 03:55:21	Sheet 9 of 18		
File: C:\Users\Public\Documents\Altium\Projects\RTTester CIV\FPGA_Conf.SchDoc				





Title <i>OSCILATOR</i>			* * * *	
Size: A4	Number:11	Revision:*		
Date: 10/07/2015	Time: 03:55:21	Sheet 11 of 18		
File: C:\Users\Public\Documents\Altium\Projects\RTTester_CIV\OSC.SchDoc				

VCC

1








2

3

4

LED[0..3]

SW[0..3]



Title **LEDs AND SWITCHES**

Size: A4

Number:12

Revision:*

Date: 10/07/2015

Time: 03:55:21

Sheet 12 of 18

File: C:\Users\Public\Documents\Altium\Projects\RTTester_CIV\LEDs_Switches.SchDoc



Altium

1

2

3

4



Title **MCU USB INTERFACE**

Size: **A4** Number: **13**


Revision: *


Date: 10/07/2015 Time: 03:55:21


Sheet 13 of 18


File: C:\Users\Public\Documents\Altium\Projects\RTTester_CIV\MCU_USB_Interface.SchDoc


Altium







Title PSU 1V2			* * * * *	
Size: A4	Number: 15	Revision: *		
Date: 10/07/2015	Time: 03:55:21	Sheet 15 of 18		
File: C:\Users\Public\Documents\Altium\Projects\RTTester_CIV\PSU_1V2_LD1117A.SchDoc				




Title PSU 2V5			* * * *	
Size: A4	Number: 16	Revision:*		
Date: 10/07/2015	Time: 03:55:21	Sheet 16 of 18		
File: C:\Users\Public\Documents\Altium\Projects\RTTester_CIV\PSU_2V5_LDK130.SchDoc				




1.2V Decoupling





3.3V Decoupling



PLL VCCA Decoupling



PLL VCCD Decoupling



Title **PSU_DECOUPLING**

Size: **A4**

Number:18

Revision:*

Date: 10/07/2015

Time: 03:55:21

Sheet 18 of 18

File: C:\Users\Public\Documents\Altium\Projects\RTTester_CIV\PUS_Decoupling.SchDoc

