

Assignment - 7 Report

Tanish Gupta , Divyanshu Agarwal

22nd May 2022

1 Introduction

The objective of this assignment was to design asynchronous serial receiver with baud rate = 9600, 8 data bits, no parity bits and 1 stop bit. We connected this to the micro USB port of the BASYS 3 board. Gtterm was used on PC to test and demonstrate.

2 Strategy and Logic

Serial communication was a new topic for us, so we spent a significant time understanding UART. We referred the materials uploaded on moodle by the professor. After that, we installed gterm and got used to it. We made an FSM, first on paper, and then finally implemented it as VHDL code.

When we receive the bit 1, we remain in the idle state. As soon as 0 bit is received, we first check the bit after half bit cycle (one bit cycle is defined as number of clock cycles per one bit received, i.e. $100\text{MHz}/\text{baud_rate}$). If the bit is still 0, we infer that the start bit is received (this ensures that the first 0 was not an error). After this, we sample the bit at its mid-point of bit cycle, to ensure that correct bit is received. Each bit cycle is divided into 16 parts to ensure this behavior.

3 Code and Working

The main directory contains the design.vhd file, which has the VHDL code logic, the multiDisplay.vhd file and the helper.vhd, which are the same files as submitted in assignment 2 and 3 (The helper file contains the logic for single Display of LED, and the multiDisplay file contains the logic for multiple digits display). The directory also has the constraint file and the generated bitstream.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity design2 is
    generic(
        clks_per_bit: integer := 10416 — instead of 1042
    );
    Port(
        clk: in std_logic;
        reset: in std_logic;
        inbit: in std_logic;

        LED: out std_logic_vector(6 downto 0);
        anode : out std_logic_vector (3 downto 0)
    );
end design2;
```

architecture Behavioral of design2 is

```
    component multiDisplay
        Port (
            Number : in std_logic_vector(15 downto 0);
            Clk : in std_logic;
            LED : out std_logic_vector(6 downto 0);
            anode : out STD_LOGIC_Vector(3 downto 0));
    end component multiDisplay;
```

```
type states is (idle, start_bit, stop_bit, data_bits, reset_check);
signal state : states := idle;
signal registered_data : std_logic := '1';
signal data : std_logic := '1';
signal byteToDisplay : std_logic_vector(15 downto 0) := x"0000";
```

```
signal clk_count : integer range 0 to 10416 := 0;
signal bit_index : integer range 0 to 7 := 0;
```

begin

```
    process(clk) is
    begin
        if(rising_edge(clk)) then
            registered_data <= inbit;
            data <= registered_data;
        end if;
    end process;
```

```
    process(clk) is
    begin
        if(rising_edge(clk)) then

            if(reset = '1') then
                state <= reset_check;
                clk_count <= 0;
                data <= '1';
                byteToDisplay <= x"0000";
            end if;
```

—
—

```
            case state is

                when reset_check =>
                    if clk_count < clks_per_bit - 1 then
                        clk_count <= clk_count + 1;
                    else
                        byteToDisplay <= x"0000";
                        state <= idle;
                    end if;

                when idle =>
                    clk_count <= 0;
                    bit_index <= 0;
```

```

        if(data = '0') then
            state <= start_bit;
        end if;

    when start_bit =>
        if(clk_count = ((clks_per_bit -1) / 2)) then
            if data = '0' then
                clk_count <= 0;
                state <= data_bits;
            else
                state <= idle;
            end if;

        else
            clk_count <= clk_count + 1;
            state <= start_bit;
        end if;

    when data_bits =>
        if(clk_count < clks_per_bit - 1) then
            clk_count <= clk_count + 1;
            state <= data_bits;
        else
            clk_count <= 0;
            byteToDisplay(bit_index) <= data;
            if bit_index < 7 then
                bit_index <= bit_index + 1;
                state <= data_bits;
            else
                bit_index <= 0;
                state <= stop_bit;
            end if;
        end if;

    when stop_bit =>
        if clk_count < clks_per_bit then
            clk_count <= clk_count + 1;
            state <= stop_bit;
        else
            clk_count <= 0;
            state <= idle;
        end if;

    when others =>
        state <= idle;

end case;

end if;

end process;

```

```
Multi_display :  
    entity work.lightDisplay(structure) port map(byteToDisplay , clk , LED, anode);  
end Behavioral;
```

4 Simulation and Synthesis




Figure 1: Generated EP Wave

These EPWaves was carefully analysed to check if all outputs were correct!

The Vivado synthesis report is as follows:

Copyright 1986–2019 Xilinx, Inc. All Rights Reserved.

```
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date        : Sat May 21 22:13:07 2022
| Host        : divyanshu-HP-ENVY-x360-Convertible-13-bd0xxx
|              running 64-bit Ubuntu 20.04.2 LTS
| Command     : report_utilization -file design2_utilization_synth.rpt
|              -pb design2_utilization_synth.pb
| Design      : design2
| Device      : 7a35tcp236-2
| Design State : Synthesized
```

Utilization Design Information

Table of Contents

1. Slice Logic
 - 1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic

Site Type	Used	Fixed	Available	Util%
Slice LUTs*	90	0	20800	0.43
LUT as Logic	90	0	20800	0.43

LUT as Memory	0	0	9600	0.00
Slice Registers	71	0	41600	0.17
Register as Flip Flop	71	0	41600	0.17
Register as Latch	0	0	41600	0.00
F7 Muxes	0	0	16300	0.00
F8 Muxes	0	0	8150	0.00

1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
0	-	-	-
0	-	-	Set
0	-	-	Reset
0	-	Set	-
0	-	Reset	-
0	Yes	-	-
0	Yes	-	Set
0	Yes	-	Reset
4	Yes	Set	-
67	Yes	Reset	-

2. Memory

Site Type	Used	Fixed	Available	Util%
Block RAM Tile	0	0	50	0.00
RAMB36/FIFO*	0	0	50	0.00
RAMB18	0	0	100	0.00

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

3. DSP

Site Type	Used	Fixed	Available	Util%
DSPs	0	0	90	0.00

4. IO and GT Specific

Site Type	Used	Fixed	Available	Util%
Bonded IOB	14	0	106	13.21
Bonded IPADs	0	0	10	0.00
Bonded OPADs	0	0	4	0.00
PHY_CONTROL	0	0	5	0.00
PHASER_REF	0	0	5	0.00
OUT_FIFO	0	0	20	0.00
IN_FIFO	0	0	20	0.00
IDELAYCTRL	0	0	5	0.00
IBUFDS	0	0	104	0.00
GTPE2_CHANNEL	0	0	2	0.00
PHASER_OUT/PHASER_OUT.PHY	0	0	20	0.00
PHASER_IN/PHASER_IN.PHY	0	0	20	0.00
IDELAYE2/IDELAYE2.FINEDELAY	0	0	250	0.00
IBUFDS_GTE2	0	0	2	0.00
ILOGIC	0	0	106	0.00
OLOGIC	0	0	106	0.00

5. Clocking

Site Type	Used	Fixed	Available	Util%
BUFGCTRL	1	0	32	3.13
BUFIO	0	0	20	0.00
MMCME2_ADV	0	0	5	0.00
PLLE2_ADV	0	0	5	0.00
BUFMRCE	0	0	10	0.00
BUFHCE	0	0	72	0.00
BUFR	0	0	20	0.00

6. Specific Feature

Site Type	Used	Fixed	Available	Util%
BSCANE2	0	0	4	0.00
CAPTUREE2	0	0	1	0.00
DNA_PORT	0	0	1	0.00
EFUSE_USR	0	0	1	0.00
FRAME_ECCE2	0	0	1	0.00
ICAPE2	0	0	2	0.00
PCIE_2_1	0	0	1	0.00

STARTUPE2	0	0	1	0.00
XADC	0	0	1	0.00

7. Primitives

Ref Name	Used	Functional Category
FDRE	67	Flop & Latch
LUT2	50	LUT
LUT1	25	LUT
LUT6	22	LUT
CARRY4	22	CarryLogic
LUT4	16	LUT
OBUF	11	IO
LUT3	7	LUT
FDSE	4	Flop & Latch
IBUF	3	IO
LUT5	2	LUT
BUFG	1	Clock

8. Black Boxes

Ref Name	Used
----------	------

9. Instantiated Netlists

Ref Name	Used
----------	------