




# Transistor Channel Model




[Farquhar and Hasler, 2004]

# Transistor HH Channel Model




Utilizing the physics of physical medium (Si) to efficiently implement computation

### Local Routing




I. Switches as prog devices

### Local Routing




II. Area  $\sim$  # of Routing Pins



III. Capacitive inputs have large parasitics/attenuation


## Conversion of HH Channel Neuron from Custom Design to Targeted FPAA Design

### Farquhar Transistor Channel Model



### FPAA Transistor Channel Model

I. Switches as prog devices




II. Area  $\sim$  Routing

III. Capacitive parasitics

# FPGA HH Neuron Example

## Block and Measurement



# Experiment Session

Compile an HH Neuron Block.  
See the neuron spikes.  
(No indirect programming  
mismatch compensation)

You can modify the input signal  
with a higher input current,  
and re-run the computation.

