a. Identify all bugs in interconnect.v. Explain how to fix them, and which assertions will be violated, i.e. will cause counter example?

1. assign s_b_handshake =mem_bready || mem_bvalid;

Corrected as:

assign s b handshake = mem bready && mem bvalid;

Slave response handshake will be done only when above two flags are high

2.
$$M0_B$$
 : $NEXT_STATE = (m0_b_handshake)$? (counter_r == 9 ? $M1_AW$: $M0_AW$) : $M0_B$;

Corrected as:

$$M0_B : NEXT_STATE = (m0_b_handshake) ? (counter_r == 7 ? M1_AW : M0_AW) : M0_B;$$

m0_b_handshake will be high only when counter is till 7 not 9, this will cause violation in access of masters.

3.
$$M1_B : NEXT_STATE = (counter_r == 7) ? M0_AW : M1_AW;$$

Corrected as:

$$M1_B : NEXT_STATE = (m1_b_handshake) ? (counter_r == 7 ? M0_AW : M1_AW) : M1_B;$$

Next state needs to be defined on basis of handshake from master 1. It needs to switch access between master after 8 successive transactions. m0_data_good_bb will get violated by this.

4.
$$S B : NEXT STATE = priority r ? M1 B : M0 B;$$

Corrected as:

$$S_B : NEXT_STATE = (s_b_handshake) ? (priority_r ? M1_B : M0_B) : S_B;$$

Next state needs to be defined on basis of handshake from slave

5. if
$$(STATE == M0 \ W)$$
 data buf $w = (m0 \ w \ handshake) ? \sim m0 \ wdata : data buf r;$

Corrected as:

if
$$(STATE == M0_W) data_buf_w = (m0_w_handshake) ? m0_wdata : data_buf_r;$$

m0_wdata needs not to be complemented if there is write handshake on m0

6. priority_r <= priority_r;</pre>

Corrected as: priority_r <= priority_w;

Priority_r needs to be updated

b. Attach the snapshot of all assertions' verification result of (1) original RTL code with bug (2) Modified RTL code proving on JasperGold. (2 Images)

1. RTL Code with bug:

Ÿ	Type ∇	Name TV to:memory.genraram.cnk.assert param keadontr interrace with eoner interrace inimitation	Engine TRE	Bound	Time
,	Assert	fv tb.memory.genParamChk.assert param EXCL ACCESS ON limitation	PRE	Infinite	
,	Assert	fv tb.memory.genParamChk.assert param EXCL ACCESS ON with AXI4 LITE limitation	PRE	Infinite	
•	Assert	fv tb.memory.genParamChk.assert param MAX PENDING	PRE	Infinite	
•	Assert	fv tb.memory.genParamChk.genNoRd.assert param MAX PENDING RD	PRE	Infinite	
•	Assert	fv tb.memory.genStableChks.genStableChksWRInf.master aw awvalid stable	Hp (2)	Infinite	
,	Assert	fv tb.memory.genStableChks.genStableChksWRInf.master aw awaddr stable	Hp (2)	Infinite	
,	Assert	fv tb.memory.genStableChks.genStableChksWRInf.master w wvalid stable	Hp (2)	Infinite	
,	Assert	fv tb.memory.genStableChks.genStableChksWRInf.master w wdata stable	Hp (2)	Infinite	
,	Assert	fv tb.memory.genPropWrOnlyInf.master arvalid low when wr only inf	PRE	Infinite	
,	Assert	fv tb.memory.genPropChksWRInf.genAXI4Full.master aw awaddr wrap aligned	PRE	Infinite	
,	Assert	fv tb.memory.genPropChksWRInf.genAXI4Full.gen4KawaddrChk.master aw awaddr never cross 4	PRE	Infinite	
ζ	Assert	fv tb.memory.genPropChksWRInf.genNoWrTblOverflow.master aw wr tbl no overflow	Ht	10	
<u>, </u>	Assert	fv tb.memory.genPropChksWRInf.assert_aw_wr_tbl_no_overflow	Hp (1)	Infinite	
,	Assert	fv tb.memory.genPropChksWRInf.genNoWrDatTblOverflow.master w wr tbl no overflow	N (11)	Infinite	
,	Assert	fv tb.memory.genPropChksWRInf.assert w wr tbl no overflow	Hp (1)	Infinite	
,	Assert	fv tb.memory.genPropChksWRInf.genLiveWr.genDBC.master aw awvalid eventually	PRE	Infinite	
,	Assert	fv tb.memory.genPropChksWRInf.genLiveWr.master w wvalid eventually	PRE	Infinite	
,	Assert	fv tb.memory.genPropChksWRInf.genLiveWr.master b bready eventually	PRE	Infinite	
,	Assert Assert (live)	fv tb.memorv.genPropChksWRInf.genLiveWaitWr.master b bvalid breadv eventually fv tb.assert m0 addr good bb	PRF AM (49)	Infinite Infinite	
,	Assert (live)	fv tb.assert m1 addr good bb	N (14)	Infinite	
<	Assert (live)	fv_tb.assert_m0_data_good_bb	В	3 + 48	
/	Assert (live)	fv_tb.assert_m1_data_good_bb	N (14)	Infinite	
/	Assert (live)	fv_tb.assert_m0_resp_good_bb	N (9)	Infinite	
/	Assert (live)	fv_tb.assert_m1_resp_good_bb	PRE	Infinite	
/	Assert (live)	fv_tb.assert_m0_aready_good_wb	AM (127)	Infinite	
,	Assert (live)	fv_tb.assert_m0_dready_good_wb	AM (145)	Infinite	
,	Assert (live)	fv_tb.assert_m1_aready_good_wb	N (14)	Infinite	
/	Assert (live)	fv_tb.assert_m1_dready_good_wb	N (14)	Infinite	
,	Assert	fv_tb.master0.genParamChk.genAXI4.assert_param_DATA_WIDTH_legal	PRE	Infinite	
,	Assert	fv_tb.master0.genParamChk.assert_param_ALL_STROBES_HIGH_ON_limitation	PRE	Infinite	
/	Assert	fv_tb.master0.genParamChk.assert_param_MAX_WAIT_CYCLES_ON_legal	PRE	Infinite	
/	Assert	fv_tb.master0.genParamChk.assert_param_READONLY_INTERFACE_WRITEONLY_INTERFACE_limitation	PRE	Infinite	
,	Assert	fv_tb.master0.genParamChk.assert_param_EXCL_ACCESS_ON_limitation	PRE	Infinite	
,	Assert	fv_tb.master0.genParamChk.assert_param_EXCL_ACCESS_ON_with_AXI4_LITE_limitation	PRE	Infinite	
/	Assert	fv_tb.master0.genParamChk.assert_param_MAX_PENDING	PRE	Infinite	
/	Assert	fv_tb.master0.genParamChk.genNoRd.assert_param_MAX_PENDING_RD	PRE	Infinite	
1	Assert	fv_tb.master0.genStableChks.genStableChksWRInf.slave_b_bvalid_stable	Hp (2)	Infinite	
1	Accort	fir th master() genStableChic genStableChicWRInfclave h brosn stable	DDE	Infinita	

2. Modified RTL code proving on JasperGold.

/	Assert (live)	fv_tb.assert_m0_addr_good_bb	N (20)	Infinite
✓	Assert (live)	fv_tb.assert_m1_addr_good_bb	N (56)	Infinite
1	Assert (live)	fv_tb.assert_m0_data_good_bb	N (12)	Infinite
1	Assert (live)	fv_tb.assert_m1_data_good_bb	N (55)	Infinite
/	Assert (live)	fv_tb.assert_m0_resp_good_bb	N (14)	Infinite
/	Assert (live)	fv_tb.assert_m1_resp_good_bb	N (41)	Infinite
/	Assert (live)	fv_tb.assert_m0_aready_good_wb	N (89)	Infinite
/	Assert (live)	fv_tb.assert_m0_dready_good_wb	N (95)	Infinite
/	Assert (live)	fv_tb.assert_m1_aready_good_wb	N (63)	Infinite
/	Assert (live)	fv_tb.assert_m1_dready_good_wb	N (63)	Infinite
/	Assert	fv_tb.master0.genParamChk.genAXI4.assert_param_DATA_WIDTH_legal	PRE	Infinite
/	Assert	fv_tb.master0.genParamChk.assert_param_ALL_STROBES_HIGH_ON_limitation	PRE	Infinite
/	Assert	fv_tb.master0.genParamChk.assert_param_MAX_WAIT_CYCLES_ON_legal	PRE	Infinite
/	Assert	fv_tb.master0.genParamChk.assert_param_READONLY_INTERFACE_WRITEONLY_INTERFACE_limitation	PRE	Infinite
/	Assert	fv_tb.master0.genParamChk.assert_param_EXCL_ACCESS_ON_limitation	PRE	Infinite
/	Assert	fv_tb.master0.genParamChk.assert_param_EXCL_ACCESS_ON_with_AXI4_LITE_limitation	PRE	Infinite
_	Assert	fv_tb.master0.genPropChksWRInf.genLiveWaitWr.slave_aw_awvalid_awready_eventually	PRE	Infinite
_	Assert	fv_tb.master0.genPropChksWRInf.genLiveWaitWr.slave_w_wvalid_wready_eventually	PRE	Infinite
/	Assert	fv_tb.master1.genParamChk.genAXI4.assert_param_DATA_WIDTH_legal	PRE	Infinite
/	Assert	fv_tb.master1.genParamChk.assert_param_ALL_STROBES_HIGH_ON_limitation	PRE	Infinite
/	Assert	fv_tb.master1.genParamChk.assert_param_MAX_WAIT_CYCLES_ON_legal	PRE	Infinite
•	Assert	fv_tb.master1.genParamChk.assert_param_READONLY_INTERFACE_WRITEONLY_INTERFACE_limitation	PRE	Infinite
/	Assert	fv_tb.master1.genParamChk.assert_param_EXCL_ACCESS_ON_limitation	PRE	Infinite
•	Assert	fv_tb.master1.genParamChk.assert_param_EXCL_ACCESS_ON_with_AXI4_LITE_limitation	PRE	Infinite
•	Assert	fv_tb.master1.genParamChk.assert_param_MAX_PENDING	PRE	Infinite
,	Assert	fv_tb.master1.genParamChk.genNoRd.assert_param_MAX_PENDING_RD	PRE	Infinite
•	Assert	fv_tb.master1.genStableChks.genStableChksWRInf.slave_b_bvalid_stable	Hp (2)	Infinite
,	Assert	fv_tb.master1.genStableChks.genStableChksWRInf.slave_b_bresp_stable	PRE	Infinite
,	Assert	fv_tb.master1.genPropChksWRInf.genNoWrTblOverflow.genSlv.slave_aw_wr_tbl_no_overflow	N (54)	Infinite
/	Assert	fv_tb.master1.genPropChksWRInf.assert_aw_wr_tbl_no_overflow	Hp (1)	Infinite
/	Assert	fv_tb.master1.genPropChksWRInf.genNoWrDatTblOverflow.genSlv.slave_w_wr_tbl_no_overflow	N (49)	Infinite
/	Assert	fv_tb.master1.genPropChksWRInf.assert_w_wr_tbl_no_overflow	Hp (1)	Infinite
/	Assert	fv_tb.master1.genPropChksWRInf.slave_b_excl_bresp_no_exokay_supported	PRE	Infinite
/	Assert	fv_tb.master1.genPropChksWRInf.genLiveWr.genDBC.slave_aw_awready_eventually	PRE	Infinite
/	Assert	fv_tb.master1.genPropChksWRInf.genLiveWr.slave_w_wready_eventually	PRE	Infinite
1	Accort	fv th master1 genPronChksWRInf genLiveWr clave h hvalid eventually	DDE	Infinite

c. List all assertions that will not be violated even verifying the original RTL code with bug.

The assertions that not will not be violated even verifying the original RTL code with bug are:

- 1. Assert_m0_addr_good_bb
- 2. assert m1 addr good bb
- 3. assert_m1_data_good_bb
- 4. assert_m0_resp_good_bb
- 5. assert_m1_resp_good_bb
- 6. assert_m0_aready_good_bb
- 7. assert_m1_aready_good_bb
- 8. assert_m0_dready_good_bb
- 9. assert_m1_dready_good_bb
- d. Attach the snapshot of all the properties being proved.

	Type ₹	Name	Engine	T	Bound	Time_
4	Assert (live)	fv_tb.assert_m0_addr_good_bb	N (20)		Infinite	
✓	Assert (live)	fv_tb.assert_m1_addr_good_bb	N (56)		Infinite	
✓	Assert (live)	fv_tb.assert_m0_data_good_bb	N (12)		Infinite	
✓	Assert (live)	fv_tb.assert_m1_data_good_bb	N (55)		Infinite	
✓	Assert (live)	fv_tb.assert_m0_resp_good_bb	N (14)		Infinite	L
✓	Assert (live)	fv_tb.assert_m1_resp_good_bb	N (41)		Infinite	
✓	Assert (live)	fv_tb.assert_m0_aready_good_wb	N (89)		Infinite	
✓	Assert (live)	fv_tb.assert_m0_dready_good_wb	N (95)		Infinite	
✓	Assert (live)	fv_tb.assert_m1_aready_good_wb	N (63)		Infinite	
✓	Assert (live)	fv_tb.assert_m1_dready_good_wb	N (63)		Infinite	