

Physical category (5%)		
Design Stage	Description	Value
P&R	Number of DRC violation (ex: 0) (Verify -> Verify Geometry...)	0
	Number of LVS violation (ex: 0) (Verify -> Verify Connectivity...)	0
	Core area (um ²)	117276.76
	Die area (um ²)	252871.11
Post-layout Gate-level Simulation	Cycle time for Post-layout Simulation (ex. 10ns)	4544 ns
N/A	Add IO PAD? (Yes/No)	NO

- **Any other information you want to specify:**