

# Dynamic Test Compression Using Statistical Coding

Hideyuki Ichihara   Atsuhiko Ogawa\*   Tomoo Inoue   Akio Tamura  
Faculty of Information Sciences  
Hiroshima City University  
3-4-1 Ozuka-higashi, Asaminami-ku, Hiroshima, 731-3194 Japan  
TEL/FAX: +81-82-830-1569  
e-mail: {ichihara, tomoo, tamura}@im.hiroshima-cu.ac.jp

## Abstract

*Test compression / decompression is an efficient method for reducing the test application cost. In this paper we propose a test generation method for obtaining test-patterns suitable to test compression by statistical coding. In general, an ATPG generates a test-pattern that includes don't-care values. In our method, such don't-care values are specified based on an estimation of the final probability of 0/1 occurrence in the resultant test set. Experimental results show that our method can generate test patterns that are able to be highly compressed by statistical coding, in small computational time.*

## 1. Introduction

As the size and complexity of VLSI circuits increase, the size of test sets for such circuits also increases. The increase in test set size requires larger storage and longer time to transport test sets from the storage device of a VLSI tester (ATE) to the circuit-under-test (CUT). Especially in core based designs, the amount of test sets tends to increase because each individual core requires a separate test set. To alleviate this problem, some methods using compression/decompression of test sets have been proposed[1]-[5]. Fig. 1 shows a scheme underlying the methods. In this scheme, a given test set is compressed by a data compression technique and stored in a VLSI tester storage. While a CUT on a chip is tested, the compressed test set is transported to a decompressor on the chip, and then decompressed and fed to the CUT. The compressed test set can achieve the reduction of the time for test transportation, not just the size of the test storage device. Time required for decompression is negligible because the clock frequency in a chip is faster than that of a VLSI tester.

A test compression/decompression method using the Burrows-Wheeler transformation and run-length code for test compression has been proposed[1]. This method can

achieve high compression of test sets, so that the transportation time from the test storage device to CUTs decreases greatly. However, the decompression is complex, and hence was implemented in software.

The methods proposed in [2] and [3] are based on cyclical scan registers. In these methods, a given test set/sequence is converted to a difference vector sequence, and it is compressed by run-length code[2] or Golomb code [3]. Although the methods can accomplish a high compression of test sets, additional circuits for configuring the cyclical scan registers and controlling a testing clock are needed.

The methods of [4] and [5] employ *statistical coding* as a compression method for a test set. Since a statistical code decides the length of a code word according to the probability of occurrences of each unique pattern, the encoding compresses a test set efficiently. In addition, the decoder (decompressor) can be implemented with a simple finite state machine (FSM). In [4], a BIST architecture for non-scan sequential circuits based on a statistical code has been presented. This method is useful for circuits in which the number of primary inputs is small. The paper [5] presented a statistical code called a selective code based on the Huffman code, and proposed a method for compressing scan vectors by means of the code. Although the average length of a selective code word is a little longer than that of a Huffman code word, the decoder for the selective code needs fewer states than that for the Huffman code.

In compression methods based on statistical coding, the compression ratio of a test set depends on the probability of occurrence of each pattern in the test set. The authors [6]




Figure 1. Scheme of test compression

\*He is currently with ADVANTEST corporation, Tokyo, Japan.

proposed a method to transform generated test sets so that the compression ratio of the test set is enhanced by varying the probability of occurrence of each pattern. In the method, fault simulation is repeated to keep fault coverage achieved by the test set. Repeating fault simulation makes the computational time large, but the method of [6] drastically improves the compression of test sets.

In general, an ATPG (test-pattern generator) generates a test-pattern that include don't-care values for a fault. Such don't-care values of the generated test-pattern are specified by a certain method (e.g., randomly), and then fault simulation for the completely-specified test-patterns is performed. If we can specify don't-care values in each generated test-pattern so that it is suitable for statistical coding, the resultant test set can be compressed efficiently.

In this paper, we propose a test generation method for compression by statistical coding. In this method, a test-pattern that has don't-cares is specified by estimating the probability of occurrence of each pattern. The probability estimation in the proposed method is updated along with the progress of the test generation process, and the code word of each pattern is determined step by step, i.e., the final code word is determined *dynamically*. In contrast, note that we can consider that the method [6], mentioned above, is *static* because the transformation is performed after a completely-specified test set is generated.

The remainder of this paper is organized as follows. Section 2 reviews a statistical encoding method of a test set. Section 3 describes the motivation and the strategy of our method, and then proposes the procedure of our method. Section 4 gives experimental results, and Section 5 concludes the paper.

## 2. Test compression by statistical code

Here, we illustrate the method proposed in [5] as an example of test compression using statistical encoding. To encode a given test set, the test set is partitioned into  $n$ -bit blocks, i.e., each block is an  $n$ -bit pattern. Table 1 shows a test set which consists of twelve test vectors divided into 4-bit blocks. The reason for partitioning a test vector into blocks is to keep the complexity of a decompression circuit and decompression delays low. Each block pattern is mapped into a variable-length code word. The length of a code word depends on the probability that each pattern appears in the test set. The more frequently a pattern occurs, the shorter the length of a code word for it. Table 2 shows the probabilities  $p_i$  of occurrence of each unique pattern  $x_i$  in the test set of Table 1. In addition, Huffman code words, as an example of statistical encoding, are shown, too.

The Huffman encoding is an optimal statistical encoding in which the average length of the code word is the shortest among all statistical encoding techniques that assign a unique binary code word to each pattern. The aver-

**Table 1. Test set divided into 4-bit blocks**

test 1:	1111 0101 0011 1111 1011 1110 1101 1011
test 2:	1111 1111 1111 1111 0000 0000 0000 0000
test 3:	1001 0010 0110 0111 1110 1101 0110 1110
test 4:	1111 1111 1110 0110 1111 1001 1111 1011
test 5:	1111 1111 0111 1010 1111 1111 0111 1111
test 6:	0010 1110 1000 0100 1111 1111 1111 1111
test 7:	0110 1011 1011 1011 1101 0111 1011 0111
test 8:	1100 1000 1010 0111 0101 1011 1111 1101
test 9:	1011 0100 1101 1101 1110 1111 1111 1111
test10:	1111 1011 0111 0101 1111 0111 1111 1101
test11:	1100 1101 1001 1110 1110 1101 1011 0110
test12:	0111 0010 1111 1111 0111 1111 1011 1111

**Table 2. Block pattern probability table and Huffman code words**

$i$	$x_i$	$p_i$	Huffman Code
1	1111	0.3125	11
2	1011	0.1250	100
3	0111	0.1042	010
4	1101	0.0938	000
5	1110	0.0833	1011
6	0110	0.0521	0011
7	0000	0.0417	10101
8	0010	0.0313	01111
9	1001	0.0313	01110
10	0101	0.0313	01101
11	1100	0.0208	01100
12	0100	0.0208	00101
13	1000	0.0208	00100
14	1010	0.0208	101001
15	0011	0.0104	101000
entropy: 3.2740			ave. 3.3125
#state of FSM			15

age length of a statistical code is derived from  $\sum_{i=1}^m p_i \cdot w_i$ , where  $w_i$  is the length of the code word corresponding to pattern  $x_i$ . As shown in Table 2, the average length of a Huffman code word in this example is 3.3125.

It is well-known that a lower bound of the average length of code word used for encoding an information source can be expressed by its entropy. The entropy of a test set is given by  $H = -\sum_{i=1}^m p_i \cdot \log_2 p_i$ , where the test set includes  $m$  unique patterns  $x_1, x_2, \dots, x_m$  with probabilities of occurrence  $p_1, p_2, \dots, p_m$ , respectively. The average length of a Huffman code word for a block pattern is the closest to the entropy of a test set. The entropy of the test set of Table 1 is 3.2740, it is close to the average length of a Huffman code word 3.3125.

In addition, a Huffman code has an important property that it is prefix-free, i.e., a code word is never a prefix of another code word. This property makes the decoder simple. If the decoder for a Huffman code is constructed as a finite state machine (FSM), such a decoder requires  $m$  states, where  $m$  is the number of unique patterns. The decoder for the Huffman code in Table 2 requires fifteen states.

### 3 Highly-compressible test generation by statistical coding

#### 3.1. Motivation

As mentioned in the previous section, the entropy of a test set gives a lower bound of the average length of a code word. Hence, in test compression by statistical encoding, a test set whose entropy is lower can be compressed to a smaller encoded test set. To generate a test set whose entropy is lower, our method follows Lemma 1, which has been proved in [6].

**Lemma 1:** If pattern  $x_a$  in a test set can be replaced with pattern  $x_b$  that occurs more frequently than  $x_a$ , i.e.,  $p_a < p_b$ , then the entropy of the encoded test set decreases.  $\square$

Consider the example in Table 1 again. Assume that the pattern of the third block "0011" (which is boldface) is replaced with pattern "1111", which occurs most frequently. In this case, the number of block pattern "1111" increases by one and block pattern "0011" disappears, so that the entropy becomes 3.2076, which is smaller than the previous entropy 3.3125.

#### 3.2. Strategy

Prior to the specification of our test generation method, first we describe an underlying test generation algorithm. For a fault selected from a given fault list, a test-pattern that includes don't-care values is generated. The don't-care values of the generated test-pattern are specified by a certain procedure (e.g., at random straightforwardly). Fault simulation for the completely-specified test-pattern is performed and the detectable faults identified by the fault simulation are dropped from the fault list. These processes are repeated until the fault list becomes empty.

Our strategy is to specify don't-care values so that the resultant test set is suitable to compression by statistical coding. That is, after generating a test-pattern that includes don't-care values in the above test generation, we specify the don't-care values so that the entropy of the resultant test set becomes low. In the concrete, based on Lemma 1, we specify a block pattern including don't-care values so that the block pattern becomes the pattern that occurs most frequently in the test set. However, the probabilities of occurrence of block patterns can not be obtained until the completely-specified test set is generated. Therefore, we use a method for estimating the occurrence probability, which is called *block probability estimation*.

In order to precisely estimate the probability of occurrence of a block pattern, we introduce two parameters  $N_X$  and  $N_R$  which are concerned with the number of block patterns.

#### 3.3. Procedure for generating compressible test

Here, we present a straightforward procedure for compressible test generation. Figures 2 and 3 show procedures of our method. Procedure `Generate.Compressible.Test` in

```

1 Generate.Compressible.Test( $F, n, N_X, N_R$ )
2    $F$ : fault list;
3    $n$ : length of a block;
4    $N_X, N_R$ : number of X blocks;
5 {
6   Set test set  $T = \phi$ ;
7   Set block pattern probability table  $BPPT = \phi$ ;
8   for(each fault  $f$  in  $F$ ) {
9     Generate test  $t$  for  $f$  and add  $t$  into  $T$ ;
10    Divide test set  $T$  into  $n$ -bit blocks;
11    if(the number of X blocks in  $T$  is over  $N_X$ )
12      Specify_X_Block( $T, BPPT, N_R$ );
13    Perform fault simulation with tests completely specified
      in  $T$ , and drop the detected faults from  $F$ ;
14  }
15  Specify_X_Block( $T, BPPT, 0$ );
16  return  $T$ ;
17 }
```

**Figure 2. Compressible test generation procedure**

Fig. 2 gives an overview of the proposed method. It receives four parameters  $F, n, N_X$  and  $N_R$ .  $F$  is a given fault list, and  $n$  is the length of block pattern.  $N_X$  and  $N_R$  are the numbers of X blocks in which patterns include don't-care values. In the procedure,  $T$  is a test set to be generated and  $BPPT$  is a block pattern probability table which shows the probability of each pattern like Table 2, and it is used for block probability estimation.

Basically, for each fault  $f$  in fault list  $F$ , our procedure generates test-pattern  $t$  which may include X blocks (lines 8-9 in Fig. 2). After dividing generated test set  $T$  into  $n$ -bit blocks (line 10), if the number of X blocks is over  $N_X$ , the procedure calls sub-procedure `Specify_X.Blocks` that specifies X blocks (lines 11-12). If there newly exist completely-specified tests, fault simulation is performed for the tests (line 13). When fault list  $F$  is empty, the don't-care values remaining in test set  $T$  are specified (line 15) and then the procedure returns test set  $T$  (line 16).

Procedure `Specify_X.Block` is shown in Fig. 3. The procedure receives three parameters  $T, BPPT$  and  $N_R$ . In the procedure,  $t_i \in T$  denotes the  $i$ -th generated test pattern, and  $p_i \in BPPT$  is a block pattern whose frequency of occurrence is the  $i$ -th of all block patterns in  $BPPT$ . After being called from procedure `Generate.Compressible.Test`, the procedure counts the number of each unique block pattern in  $T$  and then updates block pattern probability table  $BPPT$  (line 3 in Fig. 3). For each test  $t_i$  in the order of generation, it is checked if each X block  $b_j$  in test  $t_i$  is compatible with block  $b_k$  appearing more frequently (lines 4-8). Note that X block  $b_j$  is said to be compatible with completely-specified block  $b_k$  if the don't care values of  $b_j$  can be specified so as to  $b_j$  is equal to  $b_k$ . If X block  $b_j$  is compatible with block  $b_k$  (line 8), the procedure replaces X block  $b_j$  with block  $b_k$  and updates  $BPPT$  (lines 9-10). If the number of X blocks in test set  $T$  is equal to  $N_R$  (line 15), the process returns to

```

1 Specify_X_Block( $T, BPPT, N_R$ )
2 {
3   Count the number of each unique block pattern in  $T$ , and
   update  $BPPT$ ;
4   for(each test  $t_i \in T$  in the order of generation){
5     for(each block  $b_j$  in  $t_i$ ){
6       if( $b_j$  is not X block) continue;
7       for(each  $b_k \in BPPT$  in descending order of the proba-
         bility of block pattern){
8         if( $b_j$  is compatible with  $b_k$ ){
9           Replace  $b_j$  with  $b_k$ ;
10          Update  $BPPT$ ;
11          break;
12        }
13      }
14    }
15    if(the number of X blocks in  $T$  is equal to  $N_R$ )
16      return;
17  }
18 }

```

**Figure 3. X block specification procedure**

procedure Generate\_Compressible\_Test.

We demonstrate our procedure by Figures 4 and 5. Suppose that procedure Generate\_Compressible\_Test is called with  $n = 4$ ,  $N_X = 7$  and  $N_R = 3$ , and then it generates four test patterns without calling procedure Specify\_X\_Block. The partitioned test set is shown in Fig. 4(a). After generating four test patterns, since the number of X blocks in the test set is over  $N_X$  (in this case, they are 8 and 7, respectively) Specify\_X\_Block is called. In procedure Specify\_X\_Block, the block pattern probability table shown in Fig. 5 is constructed. Note that the elements of table is sorted in descending order of the frequency of each block pattern, and an X block (e.g., "X00X") is counted as all of the compatible block patterns (e.g., "0000", "0001", "1000" and "1001"). Based on the block pattern probability table, X blocks are specified until the number of X blocks remaining in the test set is equal to  $N_R$  (3 in this case). Fig. 4(b) shows the test set after the X block specification. Note that X blocks are specified in order of their generation (in this case, "0X01" in  $t_1$ , "XXX1" in  $t_1$  and  $t_2$ , "X00X" in  $t_2$ , ...). Four X block patterns "0X01", "XXX1", "0XX1" and "X10X" are replaced with compatible pattern "0101" which occurs most frequently, and an X block pattern "X00X" is replaced with "0001" which occurs secondly frequently. In this case two test-patterns are completely specified, and hence fault simulation is performed for the two test-patterns in procedure Generate\_Compressible\_Test.

Here, we consider the effect of parameters  $N_X$  and  $N_R$  on the reduction of test set entropy. When large  $N_X$  is set, the number of test-patterns that are generated before specifying X blocks in procedure Specify\_X\_Block becomes large. Accordingly, the block probability estimation may be precise because it can be formed with many test-patterns. On the other hand, when large  $N_R$  is set, the number of X blocks that are specified by a call of Specify\_X\_Block becomes

	0	1	2	3	4	5	6	7	8	9
t1	0	1	0	1	0	X	0	1	X	X
t2	X	1	X	0	0	X	0	X	X	1
t3	X	1	0	X	X	1	X	1	0	0
t4	0	X	1	1	0	1	0	X	0	1

(a) Initial partitioned test set

	0	1	2	3	4	5	6	7	8	9
t1	0	1	0	1	0	1	0	1	0	1
t2	0	1	0	0	0	1	0	1	0	1
t3	0	1	0	1	X	1	X	1	0	0
t4	0	X	1	1	0	1	0	X	0	1

(b) After X block specification (NR=3)

**Figure 4. Example of test generation**

block pattern	frequency
0101	7
0001	6
1101	4
...	...

**Figure 5. Block pattern probability table**

small, that is, X blocks are specified more cautiously. Consequently, large  $N_X$  and  $N_R$  are desirable for reducing the entropy of the generated test set.

From the viewpoint of the number of generated test-patterns, however, large  $N_X$  and  $N_R$  may increase the resultant number of test-patterns. The reasons are as follows. When large  $N_X$  is set, the number of test-patterns that are generated before specifying X blocks in procedure Specify\_X\_Block becomes large. Since fault simulation is performed only for completely-specified test-patterns, the number of times of fault simulation decreases. Accordingly, the number of faults dropped from a fault list by fault simulation also decreases, so that the number of faults targeted for test generation at line 9 in Fig. 2 increases. The increase of the target faults is directly linked to the increase of test-patterns. When large  $N_R$  is set, on the other hand, many incompletely-specified test-patterns remain in test set  $T$  after specifying X blocks. As a result, in the same way as large  $N_X$ , large  $N_R$  leads to the decrease of the number of times of fault simulation, so that it increases the number of test-patterns.

From the above discussion, there exist optimum  $N_X$  and  $N_R$  which achieve small test-patterns in number and the small entropy of the resultant test set. We consider optimal pair of  $N_X$  and  $N_R$  through the experiments shown in the next section.

Since the order of X block specification affects the resultant code word length, there may exist several methods for specifying X blocks other than the proposed X block specification in Fig. 3. However, we use Specify\_X\_Block, which specifies X blocks in order of their generation, because of the following several advantages. One is that the extra effort for the X block specification is small because a certain procedure for deciding an X block specification order is not required. Another reason is that the proposed method is applicable to sequential circuits because specifying test-patterns in the order of their generation suites to

**Table 3. Results of compressible test generation**

circuit	inputs	without our method				with our method					
		tests	comp.	ratio	time	tests	comp.	ratio	time	$N_X$	$N_R$
c432	36	63	2028	0.89	0.08	78	<b>1088</b>	0.38	0.1	10	1
c499	41	65	2400	0.90	0.13	81	<b>2115</b>	0.63	0.16	10	1
c880	60	74	4238	0.95	0.09	107	<b>2124</b>	0.33	0.22	50	1
c1355	41	90	3327	0.90	1.31	134	3653	0.66	1.73	10	1
c1908	33	152	4798	0.95	0.46	194	5286	0.82	0.53	10	1
c2670	233	196	38495	0.84	1.03	199	<b>10200</b>	0.21	1.55	50	1
c3540	50	197	9649	0.97	1.11	273	<b>5931</b>	0.43	1.95	10	1
c5315	178	189	33570	0.99	3.96	283	<b>11076</b>	0.21	6.17	50	10
c6288	32	42	1126	0.83	2.35	130	2510	0.60	2.01	10	1
c7552	207	264	54357	0.99	50.07	420	<b>22935</b>	0.26	22.89	100	10
s9234	247	526	127822	0.98	35.67	672	<b>33445</b>	0.20	28.63	50	10
s13207	700	667	452026	0.96	21.74	1084	<b>108101</b>	0.14	30.95	300	1
s15850	611	527	317759	0.98	22.89	835	<b>79154</b>	0.15	30.86	10	1
s35932	1763	79	139271	0.99	33.76	574	<b>129385</b>	0.12	83.26	100	10
s38417	1664	1721	2644136	0.92	115.41	3868	<b>881040</b>	0.13	409.17	100	50
s38584	1464	824	1205819	0.99	322.52	4737	<b>916349</b>	0.13	760.5	100	1


a requirement that fault simulation for a sequential circuit should be performed in the order of a test sequence.

#### 4. Experimental results

We implemented the proposed method in C and applied it to ISCAS benchmark circuits on a workstation Sun Ultra 10 (UltraSPARC-IIi, 440MHz). The implementation is based on test generation algorithm SOCRATES[7]. To examine the effect of  $N_X$  and  $N_R$ , we attempted our method with pairs of  $N_X = \{10, 50, 100, 300, 500, 700, 1000, 1200, 1500, 2000\}$  and  $N_R = \{1, 10, 20, 50, 100, 200, 500, 1000, 1500\}$ . When  $N_R$  is larger than  $N_X$ , such pair is neglected. We also tried some different block sizes (4, 6, 8) used to partition a test set. Here, we show only the case where the block size is 8 because the results for block size 4 and 6 are similar to those for block size 8. The statistical coding used is that described in Sect. 2. Note that our method can be applicable to different statistical codings, e.g., comma coding[4] and selective coding[5].

In Table 3 we report the results of our method. After the circuit name, the number of primary inputs is shown. In the next four columns, we show the results of test sets generated without our method, i.e., don't-care values of each test-pattern are specified randomly and fault simulation is performed for every generated test-pattern. The four columns are the number of test-patterns, the total length (bits) of the test set encoded by Huffman coding, the ratio of the total length of a test set after Huffman encoding to that before, and the computational time. The next six columns show the results of our test generation. The results shown in Table 3 are the smallest total lengths of test sets compressed of all results for different pairs of  $N_X$  and  $N_R$ . The last two columns show the values of  $N_X$  and  $N_R$ , respectively, when the smallest compressed test sets are derived.

The boldface values in the the eighth column mean that the total lengths of compressed test sets generated by our



**Figure 6. Total length of compressed test sets for c7552**

method are smaller than those of the test sets generated without our method. As you can see, our method can reduce the total length of compressed test set for almost circuits. Especially for c2670, c5315, s9234, s13207, s15850 and s38417, the total lengths of test sets generated by our method can be reduced to one third of those without our method.

The computational time for the proposed method, shown in the tenth column in Table 3, is comparable to that for the test generation without our method, shown in the sixth column. However, for relatively large circuits (i.e., s35932, s38417 and s38584), our computational times become twice as large as the original ones. This is because the implementation of the proposed method is ad hoc. Hence the computational time required by our method will be reduced by refining on the implementation.

To clarify the effect of estimation parameters  $N_X$  and  $N_R$ , in Fig. 6, we illustrate the total length of compressed test set for c7552 according to the parameters. As you can see, an optimal total length of compressed test set is achieved when




Figure 7. Compression ratio for c7552




Figure 8. Number of test-patterns for c7552

$N_X$  and  $N_R$  are appropriately small ( $N_X = 100$  and  $N_R = 10$ ). The tendency that appropriately small  $N_X$  and  $N_R$  can produce optimal test sets is seen in the results for other circuits, as you can also see in Table 3. Thus, in the case where the proposed method is used in practical, it may be able to generate a highly compressible test set with appropriately small  $N_X$  and  $N_R$ .

The total length of compressed test set is given by the product of the compression ratio, which is the ratio of the total length of test sets after Huffman coding to that before Huffman coding, and the number of test-patterns. Figures 7 and 8 show the compression ratio and the number of test-patterns generated for c7552, respectively, in the same manner as Fig. 6. From Fig. 7, the compression ratio decreases with  $N_X$  increasing, i.e., large  $N_X$  can reduce the entropy of a test set. From Fig. 8, in contrast, the number of test-patterns increases with  $N_X$  increasing. Although these tendencies derived from two figures were discussed in Sect. 3.3, comparing Fig. 6 to Figures 7 and 8, the transition of the total length of compressed test set, shown in Fig. 6, is dominated by that of the number of test-patterns, shown in Fig. 8, rather than that of compression ratio. Thus, if a much smaller compressed test set is desired, it is required to generate small test-patterns in number without increasing the entropy of the test set.

Table 4. Results of Static Compression[6]

circuit	comp.	time[sec.]
c432	666	1.84
c499	1567	13.81
c880	1082	4.52
c1355	2579	84.4
c1908	2859	181
c2670	8011	170.8
c3540	2821	115.1
c5315	6178	188.7
c6288	307	54.58

Table 4 shows the results of static compression in [6]. The blocks size used to partition a test set is eight, which is equal to the results of Table 3. The results for the larger circuits than c6288 can not be obtained in our experimental environment because of a large computational time and a shortage of working memory required. Comparing the results of Table 4 to Table 3, although the total lengths of test sets generated by our method is longer than that by static compression, the computational time by our method is considerably smaller than that by static compression. In addition, our method can obtain the results for the circuits whose results are not obtained by the method[6].

## 5. Conclusions

This paper proposed a method for generating a test set suitable for compression by statistical encoding. Experimental results show that our method can reduce the length of compressed test set with small extra effort. From the analysis of the experimental results, we can see that the estimation parameters  $N_X$  and  $N_R$  should be appropriately small for practical use.

As a future work, in order to generate more highly compressible test sets, we will propose a method for generating small test-patterns in number without increasing the entropy of the resultant test set.

## References

- [1] M. Ishida, D. S. Ha and T. Yamaguchi, "COMPACT: A Hybrid Method for Compressing Test Data," Proc. of VLSI Test Symposium, pp. 62-69, 1998.
- [2] A. Jas and N. A. Touba, "Test Vector Decompression via Cyclical Scan Chains and Its Application to Testing Core-Based Designs," Proc. of Internal Test Conference, pp. 458-464, 1998.
- [3] A. Chandra and K. Chakrabarty, "Test Data Compression for System-on-a-Chip Using Golomb Codes," Proc. of VLSI Test Symposium, pp.113-120, 2000.
- [4] V. Iyengar, K. Chakrabarty and B. T. Murray, "Built-in Self Testing of Sequential Circuits Using Precomputed Test Sets," Proc. of VLSI Test Symposium, pp. 418-423, 1998.
- [5] A. Jas, J. Ghosh-Dastidar and N. A. Touba, "Scan Vector Compression/Decompression Using Statistical Coding," Proc. of VLSI Test Symposium, pp. 114-120, 1999.
- [6] H. Ichihara, K. Kinoshita, I. Pomeranz and S. M. Reddy, "Test Transformation to Improve Compression by Statistical Encoding," Proc. of VLSI Design, pp. 294-299, 2000.
- [7] M. H. Schulz, E. Trischler and T. M. Sarfert, "SOCRATES: A Highly Efficient Automatic Test Pattern Generation System," IEEE Trans. CAD, pp. 126-137, 1988.