Short Papers

Test Set Compaction Algorithms for Combinational Circuits

Ilker Hamzaoglu and Janak H. Patel

***Abstract*—This paper presents a new algorithm, essential fault reduction, for generating compact test sets for combinational circuits under the single stuck-at fault model, and a new heuristic for estimating the minimum single stuck-at fault test set size. These algorithms together with the dynamic compaction algorithm are incorporated into an advanced automatic test pattern generation system for combinational circuits, called MinTest. MinTest found better lower bounds and generated smaller test sets than the previously published results for the ISCAS85 and full scan versions of the ISCAS89 benchmark circuits.**

***Index Terms*—Combinational circuits, minimum test set size estimation, stuck-at fault model, test generation, test set compaction.**

I. Introduction

Compact test sets are very important for reducing the cost of testing the very large scale integrated (VLSI) circuits by reducing the test application time. This is especially important for the scan-based circuits as the test application time for these circuits is directly proportional to product of the test set size and the number of storage elements used in the scan chain. Small test sets also reduce the test storage requirements.

Since even the problem of estimating the size of a minimum single stuck-at fault test set for a given irredundant combinational circuit is proven to be NP-hard [14], several test set compaction algorithms based on different heuristics are proposed in the literature, e.g. static compaction [6], dynamic compaction [6], independent and compatible fault sets based test generation [1], [13], [16], [19], reverse order fault simulation [18], maximal compaction [16], rotating backtrace [16], ROTCO [17], high-level test generation [10], double detection [11], [13], TBO [12], [13], Three_by_two [12], [13], forced pair merging [4] and essential fault pruning (EFP)[4].

Although these algorithms are successful in producing small test sets, the resulting test sets are still larger than the known lower bounds. This is because of the following two reasons; the previously published test set compaction algorithms are unable to compact the test sets any further, and the known lower bounds are not tight. In order to close this gap further, this paper addresses both of these problems. We present a new algorithm, essential fault reduction (EFR), for generating compact test sets for combinational circuits under the single stuck-at fault model, and a new heuristic for estimating the minimum single stuck-at fault test set size [9]. These algorithms and the dynamic compaction algorithm proposed in [6] are incorporated into an advanced ATPG system for combinational circuits [7], [8], called MinTest.

Manuscript received July 30, 1998; revised November 19, 1999. This work was supported in part by the Semiconductor Research Corporation under Contract SRC 96-DP-109 and in part by DARPA under Contract DABT63-95-C-0069. This paper was recommended by Associate Editor S. Reddy.

I. Hamzaoglu was with the Center for Reliable & High-Performance Computing, University of Illinois, Urbana, IL 61801 USA. He is now with Motorola Labs, Schaumburg, IL 60196 USA.

J. H. Patel is with the Center for Reliable & High-Performance Computing, University of Illinois, Urbana, IL 61801 USA.

Publisher Item Identifier S 0278-0070(00)06420-4.

MinTest found better lower bounds and generated smaller test sets than the previously published results for the ISCAS85 and full scan versions of the ISCAS89 benchmark circuits [2], [3]. For all the circuits, sizes of the test sets generated by MinTest are smaller than or equal to the best published results. For 31 out of 40 circuits, sizes of the test sets generated by MinTest are equal to the known lower bounds for these circuits.

The rest of the paper is organized as follows. Section II presents the definitions that will be used in this paper. The EFR algorithm is presented in Section III. Minimum test set size (MTSS) estimation heuristic is described in Section IV. The experimental results are given in Section V. Finally, Section VI presents the conclusions.

II. Preliminaries

In this section, we present the definitions that will be used in this paper. A test vector in a given test set is called an *essential vector*, if it detects at least one fault that is not detected by any other test vector in this test set. A fault is defined to be an *essential fault* of a test vector, if it is detected only by this test vector in a given test set [4], [12], [13]. In other words an essential vector detects at least one essential fault. A test vector is *redundant* with respect to a given test set, if it does not detect any essential faults, i.e. all the faults detected by it are also detected by the other test vectors in this test set [13].

An essential fault ef_i of a test vector t_i is said to be *pruned*, if a test vector $t_j \neq t_i$ in the test set is replaced by a new test vector t_j' which detects ef_i, the essential faults of t_j and the faults detected only by t_i and t_j [4].

If two faults can be detected by a single test vector, they are called *compatible*. Similarly two faults are called *incompatible*, if they cannot be detected by a single test vector. An *incompatibility graph* for a given set of faults, $FS = \{f_i | 1 \leq i \leq n\}$, is defined as $IG(FS) = (V, E)$ where $V = \{v_i = f_i | 1 \leq i \leq n\}$ and $E = \{e_j = (v_k, v_l) | v_k$ and v_l are incompatible, $1 \leq k \leq n$ and $1 \leq l \leq n\}$ [1], [4], [13], [19]. A fault set is called an *independent fault set*, if all the faults in this set are pairwise incompatible [1]. For a given combinational circuit an independent fault set of maximum size is called a *maximum independent fault set*. Since the problem of finding a maximum independent fault set is NP-hard [14], *maximal independent fault sets* are used in practice.

Minimum test set size of a given combinational circuit under the single stuck-at fault model is defined to be the minimum number of test vectors required to detect all the testable single stuck-at faults in this circuit.

III. Essential Fault Reduction

Since pruning an essential fault of a test vector decreases the number of its essential faults by one, if all the essential faults of a test vector is pruned then it becomes redundant, and it can be dropped from the test set. As it is shown in Fig. 1, after the initial test set is generated, EFR algorithm is used iteratively to further compact the test set by pruning the essential faults of each vector as much as possible. EFR uses the multiple target test generation procedure [4], [12], [13] to generate a test vector that will detect a given set of faults. EFR algorithm improves the Two_by_One (TBO) [12], [13] and the EFP algorithms [4].

Given an initial test set, TBO tries to reduce the test set size by replacing two test vectors with a new one. This is achieved by finding a

```
ESSENTIAL FAULT REDUCTION (T : test set, NumIteration: int, MFL : int, MEFL : int)
{
  For NumIteration times
  {
    For each test vector t_i in T with less than MEFL essential faults
    {
      all_ef_pruned = true
      failure_limit = 0
      For each essential fault f_j of t_i
      {
        pruned = false
        For each test vector t_k ≠ t_i
        {
          pruned = Multiple_Target_Test_Generation(t_k, t_i, f_j)
          if (pruned == true) then break
        }
        if (pruned == true) then
        {
          Update T by replacing t_k with the new test vector
          Fault simulate the new test vector
        }
        else
        {
          failure_limit++
          all_ef_pruned = false
          if (failure_limit == MFL) then break
        }
      }
      if (all_ef_pruned == true) then drop vector t_i from T
    }
  }
}
```

Fig. 1. EFR algorithm.

test vector that detects the essential faults of the both vectors as well as the faults detected only by these two vectors. However, even if it is not possible to find such a test vector, it may still be possible to eliminate these two test vectors from the test set. This may be achieved by a three_by_two (TBT) algorithm [12] which tries to replace three test vectors with two new ones. In general, the algorithm can be extended to an N_by_M $(M < N)$ algorithm. However, in the worst case, TBO needs to check $O(T^2)$ vector pairs for possible compaction, where T is the number of test vectors in the initial test set, TBT needs to check $O(T^3)$ vector triplets, and in general N_by_M algorithm needs to check (OT^N) vector sets. Thus, the N_by_M algorithm is computationally too expensive for $N > 2$, and in [12] an implementation of an N_by_M algorithm where $N > 2$ is not reported.

EFP, on the other hand, tries to reduce the test set size by trying to prune the essential faults of each test vector. If all the essential faults of a test vector is pruned, then this vector becomes redundant and it can be dropped from the test set. TBO can be seen as a special case of EFP in which a test vector is allowed to prune its essential faults by replacing only one vector. EFP achieves better performance than TBO by relaxing this restriction and allowing a test vector to prune its essential faults by replacing more than one vector in the test set. In the worst case, EFP will try to generate a test vector for $O(F \times T)$ fault sets, where F is the number of essential faults and T is the number of test vectors in the initial test set. Since in almost all cases F is larger than T, EFP is computationally more expensive than TBO. However, for $N > 2$ in most cases N_by_M algorithm is computationally more expensive.

The problem of compacting a given test set can be viewed as distributing the essential faults of this test set to the given test vectors such that the number of redundant vectors is maximized. Therefore, the search space that should be explored is all possible distributions of the essential faults to the given test vectors. Since neither TBO nor EFP algorithms have this global view of the search space, they carry out a localized greedy search by concentrating only on removing one test vector at a time from the test set by pruning its essential faults. They prune an essential fault of a test vector only if this causes this vector to be redundant, otherwise they do not prune the essential fault. Because of this restriction, they only explore part of the search space.

The following example illustrates the limitation of these algorithms. For a given test set when the TBO and EFP algorithms try to prune the essential faults of a test vector t_i, they require that either all the essential faults should be pruned, in this case the vector is dropped from the test set, or the original test set should be retained. Thus if they fail to prune one of the essential faults of t_i, they stop processing t_i and recover the original test set. However, this restriction on the partial EFP may prevent eliminating another test vector t_j from the test set. This is because the essential faults of t_j may be incompatible with the essential faults of the other test vectors in the test set, however they may be compatible with the essential faults of t_i except one of them. If t_i is allowed to prune this incompatible essential fault, then the essential faults of t_j can be pruned and it can be dropped from the test set. Otherwise t_j cannot be dropped from this test set.

EFR algorithm, on the other hand, has a global view of the search space. It overcomes the limitation of the TBO and EFP algorithms by carrying out a nongreedy global search by trying to distribute the essential faults to the given test vectors such that the number of redundant vectors is maximized. Therefore, even if a vector does not become redundant, EFR tries to reduce the number of its essential faults as much as possible by trying to prune as many of its essential faults as possible. Even if it fails to prune one of the essential faults of a test vector, it still tries to prune its other essential faults. This way EFR explores a larger portion of the search space than both TBO and EFP. As illustrated in



Fig. 2. EFR example

the example below, using this new search technique EFR can produce smaller test sets than the ones produced by TBO, TBT, and EFP algorithms.

Example 1: Consider the test set $\{t_1, t_2, t_3, t_4\}$. Suppose that t_1 detects the faults $\{f_1, f_2\}$, t_2 detects $\{f_3, f_4\}$, t_3 detects $\{f_5, f_6\}$ and t_4 detects $\{f_7\}$, and the adjacency list representation of the incompatibility graph is as given in Fig. 2. EFR can reduce the size of this test set by one in the first iteration. As it is illustrated in Fig. 2, this can be achieved by replacing the test vectors t_1 with t_1' that detects f_2 and f_3, t_3 with t_3' that detects f_1, f_5, and f_6, and t_4 with t_4' that detects f_4 and f_7. After these replacements t_2 becomes redundant, thus it can be dropped from the test set. None of the TBO, TBT, and EFP algorithms can reduce the size of this initial test set.

As illustrated in the example below, by means of the new search technique, EFR can further compact a given test set when it is used iteratively. This is not possible with TBO and TBT. Although it is possible that EFP may further compact a given test set when it is used iteratively, this is very unlikely. Because this can only happen if one of the new test vectors "accidentally" detects one or more essential faults of the other test vectors that it is not intended to detect. This may make it possible to prune the essential faults of a test vector in the second iteration, even though it was not possible in the first iteration.

Example 2: Consider the test set $\{t_1, t_2, t_3, t_4, t_5\}$. Suppose that t_1 detects the faults $\{f_1, f_2\}$, t_2 detects $\{f_3, f_4\}$, t_3 detects $\{f_5, f_6\}$, t_4 detects $\{f_7, f_8\}$, and t_5 detects $\{f_9, f_{10}\}$, and the adjacency list representation of the incompatibility graph is as given in Fig. 3. As it is illustrated in Fig. 3, in the first iteration of the EFR algorithm only f_4 will be pruned by replacing t_4 with t_4', and f_5 will be pruned by replacing t_5 with t_5'. Thus, in the first iteration EFR will not be able to reduce the test set size. However, since after the first iteration f_4 is not an essential fault of t_2 and f_5 is not an essential fault of t_3 anymore, in the second iteration f_1 will be pruned by replacing t_2 with t_2' and f_2



Fig. 3. EFR iteration example

will pruned be replacing t_3 with t_3'. Because of these t_1 will become redundant, and it will be dropped from the test set. On the other hand, none of the TBO, TBT, and EFP algorithms can reduce the size of this initial test set.

EFR has the same worst case computational complexity as EFP, i.e. it will try to generate a test vector for $O(F \times T)$ fault sets, where F is the number of essential faults and T is the number of test vectors in the initial test set. If it is used iteratively then the worst case complexity becomes $O(I \times F \times T)$, where I is the number of iterations.

We propose a technique for reducing the average-case execution time of EFR algorithm based on a new incompatibility relation that we introduce between stuck-at faults. It is possible that even though a fault is pairwise compatible with all the faults in a given fault set, it may be incompatible with these faults when they are targeted together. This is illustrated in the following example.

Example 3: Fig. 4 illustrates a situation in which a fault is compatible with two different faults, however it is not compatible with the fault set including these two faults. The circuit shown in the figure has four primary inputs (a, b, c, d) and three primary outputs (e, f, g). In this circuit the faults $\{a/0, d/0, f/1\}$ are pairwise compatible. Because for each pair it is possible to generate a test vector that detects both



Fig. 4. Fault set incompatibility

faults, e.g. 110X detects $a/0$ and $f/1$, X011 detects $d/0$ and $f/1$, and 1111 detects $a/0$ and $d/0$. However, since it is not possible to generate a test vector that detects these three faults together, $f/1$ is not compatible with the fault set $\{a/0,\ d/0\}$. This is because $b = 1$ and $c = 1$ logic assignments are necessary to detect $a/0$ and $d/0$ respectively, and they together imply that $f = 1$. Since $f = 1$ conflicts with the $f = 0$ logic assignment that is necessary to excite the fault $f/1$, it is not possible to detect the faults $a/0$, $d/0$ and $f/1$ with a single test vector.

An incompatibility graph is used to speedup TBO and EFP algorithms [4], [13]. However, the incompatibility relation explained above cannot be represented with the incompatibility graph definition used in [1], [4], [13], and [19]. Therefore, we extended the definition of the incompatibility graph by allowing a graph node to represent a set of faults. For a given set of faults, $FS = \{f_i | 1 \leq i \leq n\}$, the new incompatibility graph is defined as $IG(FS) = (V, E)$ where $V = \{v_i \subset FS | 1 \leq i \leq n\}$ and $E = \{e_j = (v_k, v_l) \mid$ the faults in v_k are incompatible with the faults in v_l, $1 \leq k \leq n$ and $1 \leq l \leq n\}$. This new incompatibility graph is constructed in a demand-driven way during compaction, and it is used for speeding up EFR algorithm. We have observed that the new incompatibility graph reduced the execution time of EFR algorithm.

IV. Minimum Test Set Size Estimation

To be able to assess the effectiveness of test set compaction algorithms for a combinational circuit, it is necessary to know the MTSS for this circuit. In addition if the MTSS is known, test set compaction time can be reduced by stopping the iteration of EFR algorithm whenever the MTSS is reached rather than iterating a predetermined number of times. Since the problem of computing the size of a minimum single stuck-at fault test set for a given irredundant combinational circuit is proven to be NP-hard [14], heuristic techniques are used for finding a lower bound for MTSS.

One of the most commonly used heuristics for finding a lower bound is finding the size of the maximal independent fault set. The size of the maximal independent fault set is less than or equal to the MTSS. The maximal independent fault set can be computed by finding the maximal clique in the incompatibility graph of the given single stuck-at fault set [1], [4], [11]–[13], [15], [19].

Since the problem of finding the maximal clique in a given graph is proven to be NP-complete [5], several heuristics are proposed for finding a maximal clique in a given incompatibility graph. Since the essential faults of the test vectors in a given test set are highly incompatible, in [4] it is suggested to compute the maximal clique by first considering only the essential faults and then enlarging this clique by considering the other faults. In [12] and [13], it is reported that for some circuits computing the maximal clique in the incompatibility graph that is constructed only by using the essential faults found larger cliques than computing the maximal clique in the incompatibility graph that is constructed by considering all the faults. Based on the following theorem and the corollary, we also compute the maximal clique by first considering only the essential faults and then enlarging this clique by considering the other faults in the given fault list.

TABLE I
Lower Bounds on Minimum Test Set Size

Circuit	[4]	[11] Loc	[11] Glb	[13]	[15]	MinTest LB	MinTest Time(s)
c432	24	20	20	–	27	27	15.0
c499	52	50	50	–	52	52	0.1
c880	12	9	10	–	–	13*	21.9
c1355	84	82	82	–	–	84	0.9
c1908	94	91	68	99	–	106*	88.1
c2670	40	38	39	42	–	44*	47.1
c3540	80	67	65	–	–	78	174.5
c5315	37	22	36	–	–	37	748.6
c6288	5	6	6	–	–	6	347.7
c7552	49	26	28	52	–	65*	663.8
TOTAL	477	411	404	–	–	512	2107.7
s208	–	26	27	–	27	27	0.1
s298	–	19	20	–	23	23	0.1
s344	–	13	13	–	13	13	0.3
s349	–	13	12	–	13	13	1.1
s382	–	25	25	–	25	25	0.1
s386	–	62	62	63	63	63	0.1
s400	–	24	23	–	24	24	0.1
s420	–	42	43	–	43	43	0.3
s444	–	24	23	–	24	24	0.1
s510	–	53	53	–	54	54	1.9
s526	–	34	35	–	49	49	2.5
s526n	–	34	35	–	49	49	2.2
s641	–	19	19	–	21	21	2.0
s713	–	19	19	–	21	21	2.7
s820	–	90	90	–	93	93	86.3
s832	–	91	91	–	–	94*	21.6
s838	–	74	75	–	–	75	430.7
s953	–	65	68	73	–	76*	84.7
s1196	–	59	99	105	–	112*	161.0
s1238	–	61	107	115	–	121*	920.7
s1423	–	14	15	–	–	20*	9.9
s1488	–	98	98	100	–	101*	28.7
s1494	–	97	97	100	–	100	62.3
s5378	–	85	92	–	–	97*	198.4
s9234	–	84	88	90	–	100*	6319.4
s13207	–	233	233	–	–	233	722.7
s15850	–	89	85	90	–	91*	938.9
s35932	–	–	–	9	–	9	5687.4
s38417	–	50	60	–	–	62*	12287.9
s38584	–	–	–	93	–	89	10134.5
TOTAL	–	1597	1707	–	–	1922	38108.7

Theorem 1: Given a complete single stuck-at fault test set TS of size N for a combinational circuit, if there exists a maximal independent fault set MIFS of size K $(N/2 \leq K \leq N)$ for this circuit, then that MIFS contains at least $2K$–N essential faults each from a different test vector.

Proof: A maximal independent fault set MIFS of size K contains K pairwise incompatible faults. Since TS is a complete test set and each one of the faults in MIFS is detected by a different test vector, at least K test vectors in TS detect these K faults. If none of the other N–K test vectors in TS detects any one of these K faults, then each one of them is an essential fault of a different test vector in TS. However, in the worst case, each one of the other N–K test vectors may detect a different fault in MIFS. Since these N–K faults are detected by at least two vectors, they are not essential faults. Therefore, in the worst case, $K - (N$–$K) = 2K$–N of the faults in MIFS is an essential fault of

TABLE II
COMPACTION RESULTS

	Test Set Size						Time (s)				
				MinTest					MinTest		
Circuit	LB	CT	TSC	1 it	3 its	> 3 its	CT	TSC	1 its	3 its	> 3 its
c432	27	29	29	27*	–	–	7	13.6	6.2	–	–
c499	52	52*	53	52*	–	–	5	13.2	17.4	–	–
c880	13	21	18	20	18(2)	16*(10)	12	36.4	10.4	20.5	50.9
c1355	84	84*	86	84*	–	–	16	58.5	29.4	–	–
c1908	106	106*	106*	106*	–	–	55	257.8	78.9	–	–
c2670	44	45	44*	44*	–	–	130	246.1	73.3	–	–
c3540	80	91	90	87	87	84*(15)	262	423.1	178.1	305.1	1372.9
c5315	37	44	46	41	40(3)	37*(12)	362	1126.3	265.4	573.8	1983.5
c6288	6	14	14	13	13	12*(8)	398	419.4	65.6	134.5	306.9
c7552	65	80	76	73*	73	–	1311	1931.8	794.7	1733.8	–
TOTAL	514	566	562	547	544	535	2558	4526.2	1519.4	–	–
s208	27	27*	–	27*	–	–	0.8	–	0.4	–	–
s298	23	24	–	23*	–	–	1.5	–	0.7	–	–
s344	13	15	–	13*	–	–	1.5	–	0.7	–	–
s349	13	14	–	13*	–	–	1.7	–	0.7	–	–
s382	25	25*	–	25*	–	–	1.7	–	0.8	–	–
s386	63	63*	–	63*	–	–	3.8	–	3.1	–	–
s400	24	24*	–	24*	–	–	1.8	–	0.8	–	–
s420	43	43*	–	44	43*(2)	–	3.2	–	2.1	2.9	–
s444	24	24*	–	24*	–	–	2.3	–	0.9	–	–
s510	54	54*	–	54*	–	–	6.0	–	3.6	–	–
s526	49	50	–	49*	–	–	4.9	–	3.0	–	–
s526n	49	50	–	49*	–	–	4.9	–	3.3	–	–
s641	21	22	–	21*	–	–	3.1	–	2.1	–	–
s713	21	22	–	21*	–	–	4.6	–	2.8	–	–
s820	93	94	–	94	93*(2)	–	19	–	27.7	34.1	–
s832	94	94*	–	95	95	94*(12)	20	–	23.9	28.7	80.1
s838	75	75*	–	76	75*(2)	–	13	–	11.9	15.3	–
s953	76	76*	–	76*	–	–	25	–	30.3	–	–
s1196	113	118	–	113*	–	–	48	–	43.6	–	–
s1238	121	124	–	122	122	121*(4)	102	–	68.7	90.8	127.4
s1423	20	26	–	22	22	20*(25)	32	–	14.6	31.0	205.3
s1488	101	101*	–	101*	–	–	40	–	75.1	–	–
s1494	100	100*	–	100*	–	–	43	–	80.4	–	–
s5378	97	103	–	97*	–	–	216	–	131.5	–	–
s9234	100	108	–	106	106	105*(5)	1085	–	1103.6	2020.7	3157.1
s13207	233	235	–	233*	–	–	1096	–	1178.4	–	–
s15850	91	95*	–	96	96	95*(17)	1375	–	1406.1	2189.3	9252.2
s35932	9	13	–	12*	12	–	8388	–	10075.7	11334.5	–
s38417	62	85	–	70	68*(3)	–	13210	–	11773.6	28955.8	–
s38584	93	115	–	111	110*(3)	–	14446	–	17219.7	38538.9	–
TOTAL	1927	2019	–	1974	1968	1962	40199.8	–	43289.8	–	–

a different test vector in TS. In other words, MIFS contains at least $2K-N$ essential faults each from a different test vector. □

Corollary: Given a complete single stuck-at fault test set TS of size N for a combinational circuit, if there exists a maximal independent fault set MIFS of size N for this circuit, then that MIFS contains one essential fault from each test vector in TS.

Theorem 1 shows that the maximal clique in the incompatibility graph of a small test set is likely to contain many essential faults, and the corollary indicates that for a minimum size test set if there exists a clique of this size in the incompatibility graph then the clique contains only essential faults. Since EFR algorithm produces test sets that are either minimum size or very close to it, based on this theorem, we compute the lower bound for MTSS by searching for the maximal clique that includes one essential fault from as many test vectors as possible in the test set produced by EFR algorithm and then enlarging this clique by considering the other faults in the given fault list.

Since the size of the search space for computing the maximal clique by choosing one essential fault from as many test vectors as possible is very large, it is computationally too expensive to search it exhaustively. If there are n vectors $\{t_1, t_2, \ldots, t_n\}$ in the test set, and if the sizes of their essential fault sets are efs_1, efs_2, ..., efs_n respectively, then the size of the search space is $(O \prod_{i=1}^{n} efs_i)$. Therefore, we propose the following new heuristic to guide the branch and bound search algorithm. When trying to choose an essential fault from each test vector, consider the vectors in ascending order of the number of essential faults that they have, and explore more branches for the initial test vectors.

This heuristic increases the probability of computing the maximal clique in a short amount of time because of the following reason. Once an essential fault is included in a clique, this reduces the number of essential faults of the remaining test vectors that can be included in this clique. If a test vector t_i has efs_i essential faults and if each one of these essential faults is equally likely to be in the maximal clique, then when trying to select an essential fault of this test vector the probability of choosing the essential fault that is in the maximal clique is $1/efs_i$. If the number of essential faults of t_i that can be included in the maximal clique decreases, the probability of selecting the essential

fault that is in the maximal clique increases. Since for the test vectors with small number of essential faults the probability of selecting the essential fault that is in the maximal clique is already high, and after selecting these essential faults, for the test vectors with larger number of essential faults the probability of selecting the essential fault that is in the maximal clique increases, considering the vectors with smaller number of essential faults first increases the overall probability of computing the maximal clique in a short amount of time.

V. Experimental Results

We incorporated the MTSS estimation and EFR algorithms that we propose and the dynamic compaction algorithm proposed in [6] into our advanced ATPG system for combinational circuits [7], [8], called MinTest. MinTest is designed in an object-oriented style and implemented in C++. We tested MinTest on the ISCAS85 and full scan versions of the ISCAS89 benchmark circuits [2], [3]. The performance results for MinTest are obtained on a 200-MHz Pentium Pro PC with 128-MB RAM running Linux 2.0.0 using GNU CC version 2.8.0.

We compared the performance of MinTest on MTSS estimation with the previously published results and presented the comparison of the performance results in Table I. The "-" sign in the table indicates that the lower bound for this circuit is not reported. The results show that our algorithm computed better lower bounds than the previously published ones. For 38 out of 40 circuits, the lower bounds computed by our algorithm are greater than or equal to the best published lower bounds. For 14 of these 38 circuits, which are indicated by an asterisk ($*$) in the table, our algorithm computed larger lower bounds than the previously published results.

Our MTSS estimation algorithm is applicable to large circuits, and its execution time is similar to the algorithms presented in [11] and [13]. The algorithm presented in [15] can only be applied to small circuits, and for these circuits our algorithm computed the same lower bounds with this algorithm. The algorithm presented in [4] is a computationally expensive algorithm, and neither its execution time for ISCAS85 circuits nor its performance for ISCAS89 circuits is reported.

The performance of MinTest on test set compaction is compared against the two best test set compaction algorithms published in the literature, CompacTest (CT) [11]–[13], [16], [17] and TSC [4]. The comparison of the performance results is presented in Table II. In the table, the smallest known test size for each circuit is marked by an asterisk ($*$). The largest known lower bound on the MTSS of each circuit is presented in the LB column. Some of these lower bounds are computed by our MTSS estimation algorithm and the rest is taken from [13]. In all the experiments, a backtrack limit of 6 is used in MinTest. The execution times of MinTest include fault simulation and initial test set generation times, and all the test sets generated by MinTest have 100% fault coverage. The performance results for CT and TSC are taken from [13] and [4] respectively. The performance of TSC for ISCAS89 circuits is not reported.

The following observations can be made from the experimental results. For all the circuits, sizes of the test sets generated by MinTest are smaller than or equal to the best published results. For 31 out of 40 circuits, sizes of the test sets generated by MinTest are equal to the known lower bounds for these circuits. Even by executing only one iteration of EFR algorithm, MinTest generated smaller test sets than both CT and TSC for both ISCAS85 and ISCAS89 circuits. Moreover, for some circuits MinTest produced even smaller test sets by executing EFR algorithm iteratively.

In order to measure the performance of EFR algorithm when it is used iteratively, we iterated it three times for the circuits for which the lower bound is not achieved after the first iteration. As it can be seen in the column headed "3 its," for some of these circuits MinTest produced even smaller test sets when EFR is used iteratively. When EFR algorithm is iterated more than three times, MinTest produced even smaller test sets for nine circuits. These results are presented in the column headed ">3 its." Next to the test set sizes presented in the columns headed "3 its" and ">3 its," we indicated the iteration number that this test set size is reached in parenthesis. The times presented in the column headed ">3 its" are the execution times of MinTest only for this many iterations.

The CT and TSC execution times presented in Table II are obtained on a SUN SPARC 2 workstation. The compaction times presented for CT and MinTest include the initial test generation time as well. However, the compaction times presented for TSC only show the execution time of TSC starting from a given initial test set. Since MinTest is exploring a larger search space, its execution time is larger than that of CT. In [4], it is reported that to be within a reasonable running time, currently, TSC is only applicable to the medium size circuits with the largest being c7552. However, the experimental results show that MinTest is applicable to large circuits.

VI. Conclusion

This paper presented a new algorithm for generating compact test sets for combinational circuits under the single stuck-at fault model, and a new heuristic for estimating the minimum single stuck-at fault test set size. These algorithms together with the dynamic compaction algorithm are incorporated into an advanced ATPG system for combinational circuits, called MinTest. MinTest found better lower bounds and generated smaller test sets than the previously published results for the ISCAS85 and full scan versions of the ISCAS89 benchmark circuits.

References

[1] S. B. Akers, C. Joseph, and B. Krishnamurthy, "On the role of independent fault sets in the generation of minimal test sets," in *Proc. Int. Test Conf.*, Aug. 1987, pp. 1100–1107.

[2] F. Brglez and H. Fujiwara, "A neutral netlist of 10 combinational benchmark designs and a special translator fortran," in *Proc. Int. Symp. Circuits and Systems*, June 1985.

[3] F. Brglez, D. Bryan, and K. Kozminski, "Combinational profiles of sequential benchmark circuits," in *Proc. Int. Symp. Circuits and Systems*, May 1989, pp. 1929–1934.

[4] J.-S. Chang and C.-S. Lin, "Test set compaction for combinational circuits," *IEEE Trans. Computer-Aided Design*, vol. 14, pp. 1370–1378, Nov. 1995.

[5] M. R. Garey and D. S. Johnson, *Computers and Intractability: A Guide to the Theory of NP-Completeness*. New York: Freeman, 1979.

[6] P. Goel and B. C. Rosales, "Test generation and dynamic compaction of tests," in *Dig. 1979 Test Conf.*, Oct. 1979, pp. 189–192.

[7] I. Hamzaoglu and J. H. Patel, "New techniques for deterministic test pattern generation," in *Proc. IEEE VLSI Test Symp.*, Apr. 1998, pp. 446–452.

[8] ——, "New techniques for deterministic test pattern generation," *J. Electron. Testing: Theory Applicat.*, vol. 15, pp. 63–73, October 1999.

[9] ——, "Test set compaction algorithms for combinational circuits," in *Proc. Ints. Conf. Computer-Aided Design*, Nov. 1998.

[10] M. C. Hansen and J. P. Hayes, "High-level test generation using physically-induced faults," in *Proc. IEEE VLSI Test Symp.*, Apr. 1995, pp. 20–28.

[11] S. Kajihara, I. Pomeranz, K. Kinoshita, and S. M. Reddy, "Cost effective generation of minimal test sets for stuck-at faults in combinational logic circuits," in *Proc. Design Automation Conf.*, June 1993, pp. 102–106.

[12] ——, "On compacting test sets by addition and removal of test vectors," in *Proc. IEEE VLSI Test Symp.*, Apr. 1994, pp. 202–207.

[13] ——, "Cost effective generation of minimal test sets for stuck-at faults in combinational logic circuits," *IEEE Trans. Computer-Aided Design*, vol. 14, pp. 1496–1504, Dec. 1995.

[14] B. Krishnamurthy and S. B. Akers, "On the complexity of estimating the size of a test set," *IEEE Trans. Computers*, vol. C-33, no. 8, pp. 750–753, Aug. 1984.

[15] Y. Matsunaga, "MINT—An exact algorithm for finding minimum test sets," *IEICE Trans. Fundamentals*, vol. E76-A, pp. 1652–1658, Oct. 1993.
[16] I. Pomeranz, L. Reddy, and S. M. Reddy, "Compactest: A method to generate compact test sets for combinational circuits," in *Proc. Int. Test Conf.*, Oct. 1991, pp. 194–203.
[17] ——, "ROTCO: A reverse order test compaction technique," in *Proc. IEEE EURO-ASIC Conf.*, Sept. 1992, pp. 189–194.
[18] M. H. Schulz, E. Trischler, and T. M. Sarfert, "SOCRATES: A highly efficient automatic test pattern generation system," *IEEE Trans. Computer-Aided Design*, vol. 7, pp. 126–137, Jan. 1988.
[19] G.-J. Tromp, "Minimal test sets for combinational circuits," in *Proc. Int. Test Conf.*, Oct. 1991, pp. 204–209.

On the Design of Fast Large Fan-In CMOS Multiplexers

Ming-Bo Lin

***Abstract*—The N-input multiplexers based on CMOS switches are conventionally designed with the binary-tree structure to simplify the address decoder and obtain a reasonable delay, which estimates the propagation time from data input end to the output end of the multiplexers. However, this design strategy in general takes too much hardware and incurs too much delay. To reduce both delay and cost, some structures other than the binary-tree structure have to be used. Therefore, in this paper we propose a general procedure based on the heterogeneous-tree structure for designing fast large fan-in CMOS multiplexers. The results show that not only can the speed be increased but the cost can also be reduced considerably for the proposed circuits with various input sizes. In addition, we show that both the binary-tree structure and the uniform structure are special cases of the proposed approach.**

***Index Terms*—Address decoder, binary-tree structure, column decoder, Elmore's delay model, heterogeneous-tree structure, multiplexers, uniform structure.**

I. Introduction

In many applications, such as resistor-chain digital-to-analog converters [3] and column decoders in memory [2], [8], it is usually necessary to combine many input signals into a single output signal in a time division manner. That is, they require a multi-input multiplexer. At least two approaches are suitable for this purpose. One of them, called uniform approach [4], just connects together the output ends of switches driven by a NOR predecoder while the other uses the binary-tree structure [8]. The former has fewer switches and requires a 1-out-of-N decoder with a maximum fan-out of one while the latter requires much more switches but only needs $\log_2 N$ 1-out-of-2 decoders with a maximum fan-out of $N/2$, where N is assumed to be an integer power of 2. In this paper, we propose a general approach to design large fan-in multiplexers and show that the two previous approaches are special cases of the general approach.

Delay is an important factor in comparing the structures of multiplexers. In general, the delay of a multiplexer consists of two components. One is the delay of address decoder and the other is the delay of a signal path from any signal input end to the output end of the multiplexer. In this paper, we will make the following assumptions to simplify delay analysis and build a simple but sound basis for comparing various structures. First, all signal paths of the underlying multiplexer to be designed are based on CMOS pass elements or transmission gates only. Consequently, all switches used are analog switches and we cannot insert any non-analog device or circuit (such as inverters or basic gates) between two switches to break the resistance-capacitance (RC) delay chain and, therefore, reduce delay. Second, the delay of the address decoder of multiplexer is ignored because it can be reduced by a careful circuit design, for example, using superbuffer or BiCMOS driver [4], [8]. In fact, this second part is almost common to all structures considered in this paper. Thus, for simplicity, it can be ignored.

At least two general models can be used to estimate the delay of multiplexers. One is called open-circuit time constants method [3] and the other is the Elmore's delay model [1], [6]. It is very interesting to note that both approaches give the same result. Therefore, in this paper, we consider only the Elmore's delay model. The Elmore's delay model has been studied extensively and proved to be useful in many timing-driven routing problems such as zero-skew clock tree routing and in timing-driven critical sink routing [7]. Furthermore, this model has been shown experimentally to be faithful to real delays [5], [7]. Based on this model, a general design procedure for fast multiplexers is proposed and verified analytically.

The rest of this paper is organized as follows. Section II describes the structure and the operation of the proposed heterogeneous-tree structure multiplexers. In this section, we also show how to optimize the structure of multiplexers. The performance is discussed in Section III. Section IV concludes this paper.

II. Heterogeneous-Tree Multiplexer Design

In this section, we first consider the delay model of CMOS switches and then propose a general approach for designing the multiplexers based-on the heterogeneous-tree structure. Finally, we analyze the delay of the proposed structure and show that both the binary-tree structure and the uniform structure are the special cases of the proposed approach.

A. Delay Model of CMOS Switches

Before proposing the general design approach for multiplexers, the equivalent delay model of CMOS switches (the NMOS pass element or the CMOS transmission gate) has to be defined because of its importance in estimating the delay of multiplexers.

In general, both the NMOS pass element and the CMOS transmission gate, as shown in Fig. 1(a), may be used as the switches in the design of multiplexers although the latter has better electrical properties. That is, unlike the NMOS pass element, the CMOS transmission gate does not encounter any signal degradation due to the threshold voltage and its related body bias effect [8]. In addition, the CMOS transmission gate has less effect on clock feedthrough than the NMOS pass element [3]. However, the CMOS transmission gate has longer delay than the NMOS pass element because it is composed of both NMOS and PMOS transistors and thus has larger input and output capacitances.

Let $C_{GS}(overlap)$ and $C_{GD}(overlap)$ represent the overlapping capacitances between the gate and the source region, and between the gate and the drain region of an MOS transistor, respectively. The gate capacitance C_g can be represented as follows [8]:

$$\begin{aligned} C_g &= C_{gb} + C_{gs} + C_{gd} + C_{GS}(overlap) + C_{GD}(overlap) \\ &\le C_{ox}(W/L) + C_{GS}(overlap) + C_{GD}(overlap) \end{aligned} \quad (1)$$

Manuscript received December 8, 1998; revised November 30, 1999. This paper was recommended by Associate Editor M. Pedram.

The author is with the Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan (e-mail: mblin@et.ntust.edu.tw).

Publisher Item Identifier S 0278-0070(00)06419-8.