VLSI Testing PA3 Report

1. Testcase result

circuit number	number of gates	number of total TDFs	number of detected faults	number of undetected faults	transition delay fault coverage
C17	6	34	23	11	67.64%
C432	245	1110	3	1107	0.27%
C499	554	2390	1552	838	64.93%
C880	545	2104	792	1312	37.64%
C1355	554	2726	593	2133	21.75%
C2670	1785	6520	4668	1852	71.59%
C3540	2082	7910	1142	6768	14.43%
C6288	4800	17376	16532	844	95.14%
C7552	5679	19456	17421	2035	89.54%

2. Code explanation

a. First we need to generate fault list (this function has got some changes) using similar algorithm as the original one. The difference is that we only collapse equivalent faults for BUF and NOT gates, because some equivalent stuck-at faults are not equivalent TDFs. For example, in c17.ckt, g2's input from PI3 s-a-0 is equivalent to g2's output s-a-1, but when applying pattern T'01111 1', the first fault is not activated, while the second fault is activated and detected. (question)

```
switch (n->type) {
            case NOT:
        case BUF:
35
          f->eqv_fault_num = 1;
         for (wptr wptr_ele: w->inode.front()->iwire) {
           if (wptr_ele->onode.size() > 1) f->eqv_fault_num++;
39
          }
40
         break;
       case INPUT:
41
       case AND:
             NOR:
43
       case
       case
44
              0R:
45
       case NAND:
46
       case EQV:
47
        case XOR: f->eqv_fault_num = 1; break;
```

b. Applying the first pattern V1 (in file faultsim.cpp).

```
56 //check Vl
     for(i = 0; i < cktin.size(); i++) {</pre>
57
    cktin[i]->value = ctoi(vec[i]);
}
58
59
60
61
      nckt = sort_wlist.size();
63 for (i = 0; i < nckt; i++) {
     if (i < cktin.size()) {</pre>
        sort_wlist[i]->flag |= CHANGED;
66
        sort_wlist[i]->value = U;
68
69
```

c. Simulate V1 and check for the activated faults. We mark the activated faults.

d. Apply second pattern and run fault simulation (faultsim.cpp). The only change in fault simulation is that we need to additionally check if a fault is activated.

```
86 // V2 for every input, set its value to the current vector value
87
     for(i = 0; i < cktin.size(); i++) {</pre>
      cktin[i]->value = ctoi(vec[i-1]);
88
cktin[0]->value = ctoi(vec[j]);
90
91
92
93 }
94
95
     /* initialize the circuit - mark all inputs as changed and all other
96
     * nodes as unknown (2) */
98 nckt = sort_wlist.size();
     for (i = 0; i < nckt; i++) {
   if (i < cktin.size()) {</pre>
99
100
        sort_wlist[i]->flag |= CHANGED;
101
102
L03
      else {
104
         sort_wlist[i]->value = U;
L05
106 }
L07
108
     sim(); /* do a fault-free simulation, see sim.c */
```

e. Other changes made in code

get_faulty_wire (faultsim.cpp) – changed the fault type

Note:

In my code, I have print tdf faults before fault list. So please look at it. Like this way-

```
divyajain@Bothra-pc:~/divya/pa3_2018/src$ ./atpg -tdfsim ../tdf_patterns/c499.pat ../sample_circuits/c499.ckt

#Circuit Summary:
#------
#number of inputs = 41
#number of outputs = 32
#number of gates = 554
#number of wires = 595
#atpg: cputime for reading in circuit ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c499.ckt: 0.0s 0.0s

#Number of tdf faults = 2390
#atpg: cputime for generating fault list ../sample_circuits/c499.ckt: 0.0s 0.0s

vector[65] detects 66 faults (66)
vector[64] detects 16 faults (82)
vector[63] detects 31 faults (113)
vector[62] detects 54 faults (183)
```

Student Id - R07943158