


Non-inverting amplifier circuit

Design Goals

Input		Output		Supply	
ViMin	ViMax	VoMin	VoMax	Vcc	Vee
-1V	1V	-10V	10	15V	-15V

Design Description

This design amplifies the input signal, V_i , with a signal gain of 10V/V. The input signal may come from a high-impedance source (for example, $M\Omega$) because the input impedance of this circuit is determined by the extremely high input impedance of the op amp (for example, $G\Omega$). The common-mode voltage of a non-inverting amplifier is equal to the input signal.



Design Notes

- 1. Use the op amp linear output operating range, which is usually specified under the A_{OL} test conditions. The common-mode voltage is equal to the input signal.
- 2. The input impedance of this circuit is equal to the input impedance of the amplifier.
- 3. Using high-value resistors can degrade the phase margin of the circuit and introduce additional noise in the circuit.
- 4. Avoid placing capacitive loads directly on the output of the amplifier to minimize stability issues.
- 5. The small-signal bandwidth of a non-inverting amplifier depends on the gain of the circuit and the gain bandwidth product (GBP) of the amplifier. Additional filtering can be accomplished by adding a capacitor in parallel to R₁. Adding a capacitor in parallel with R₁ will also improve stability of the circuit if high-value resistors are used.
- 6. Large signal performance may be limited by slew rate. Therefore, check the maximum output swing versus frequency plot in the data sheet to minimize slew-induced distortion.
- 7. For more information on op amp linear operating region, stability, slew-induced distortion, capacitive load drive, driving ADCs, and bandwidth please see the *Design References* section.



Design Steps

The transfer function for this circuit is given below.

$$V_{o} = V_{i} \times (1 + \frac{R_{1}}{R_{2}})$$

1. Calculate the gain.

$$\begin{split} G &= \frac{V_{o_max} - V_{o_min}}{V_{i_max} - V_{i_min}} & (\\ G &= \frac{10V - -10V}{1\ V - -1\ V} = 10V\ /\ V \end{split}$$

2. Calculate values for R₁ and R₂.

$$G=1+\frac{R_1}{R_2}$$
 Choose $R_1=9.09k\Omega$
$$R_2=\frac{R_1}{G-1}=\frac{9.09k\Omega}{10V/V-1}=1.01k\Omega$$

3. Calculate the minimum slew rate required to minimize slew-induced distortion.

SR
$$>$$
 2 × π × V_p × f = 2 × π × 10V × 20kHz = 1 . 257V / μs

- The slew rate of the OPA171 is 1.5V/µs, therefore it meets this requirement.
- 4. To maintain sufficient phase margin, ensure that the zero created by the gain setting resistors and input capacitance of the device is greater than the bandwidth of the circuit.


$$\frac{\frac{1}{2^{\times}\pi^{\times}(C_{cm}+C_{diff})^{\times}(R_{1}\|R_{2})}>\frac{GBP}{G}}{\frac{1}{2^{\times}\pi^{\times}}\frac{3pF+3pF}{1.0^{1}K\Omega^{\times}9.09K\Omega}}>\frac{3MHz}{10V/V}}{29.18MHz}>\frac{300kHz}{300kHz}$$

- C_{cm} and C_{diff} are the common-mode and differential input capacitances of the OPA171, respectively.
- · Since the zero frequency is greater than the bandwidth of the circuit, this requirement is met.




Design Simulations

DC Simulation Results



AC Simulation Results





Design References

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See circuit SPICE simulation file SBOC493.

For more information on many op amp topics including common-mode range, output swing, and bandwidth please visit TI Precision Labs.

Design Featured Op Amp

OPA171			
V _{ss}	2.7V to 36V		
V _{inCM}	$(V_{ee}$ –0.1V) to $(V_{cc}$ –2V)		
V _{out}	Rail-to-rail		
V _{os}	250µV		
I _q	475µA		
I _b	8pA		
UGBW	3MHz		
SR	1.5V/µs		
#Channels	1, 2, 4		
www.ti.com/product/opa171			

Design Alternate Op Amp

OPA191		
V_{ss}	4.5V to 36V	
V _{inCM}	Rail-to-rail	
V _{out}	Rail-to-rail	
V _{os}	5µV	
I _q	140µA	
I _b	5pA	
UGBW	2.5MHz	
SR	7.5V/µs	
#Channels	1, 2, 4	
www.ti.com/product/OPA191		

Revision History

Revision	Date	Change	
Α	January 2019	Downscale the title and changed title role to 'Amplifiers'. Added link to circuit cookbook landing page.	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated