

Experiment 1









Aim : Write a VHDL Code for all basic logic gates and verify its functionality using simulation.

Software Used : MATLAB

Theory : Logic gates are the fundamental building blocks of digital circuits. These gates operate on binary inputs (0 and 1) to produce a single binary output based on specific logical functions.

Basic Logic Gates:

1. AND Gate: Produces a HIGH output (1) only when all its inputs are HIGH.
2. OR Gate: Produces a HIGH output (1) when at least one input is HIGH.
3. NOT Gate: Inverts the input (0 becomes 1, and 1 becomes 0).
4. NAND Gate: The complement of the AND gate (NOT AND).
5. NOR Gate: The complement of the OR gate (NOT OR).
6. XOR Gate: Produces a HIGH output (1) when the number of HIGH inputs is odd.
7. XNOR Gate: The complement of the XOR gate (produces HIGH when inputs are equal).

Name	AND	OR	Inverter	Buffer	NAND	NOR	Exclusive-OR (XOR)	Exclusive-NOR or equivalence																																																																																																						
Graphic Symbol																																																																																																														
Algebraic Function	$F = x \cdot y$	$F = x + y$	$F = x^1$	$F = x$	$F = (xy)^1$	$F = (x+y)^1$	$F = xy^1 + x^1y = x \oplus y$	$F = xy + x^1y^1 = (x \oplus y)^1$																																																																																																						
Truth Table	<table><tr><th>x</th><th>y</th><th>F</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	x	y	F	0	0	0	0	1	0	1	0	0	1	1	1	<table><tr><th>x</th><th>y</th><th>F</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	x	y	F	0	0	0	0	1	1	1	0	1	1	1	1	<table><tr><th>x</th><th>F</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	x	F	0	1	1	0	<table><tr><th>x</th><th>F</th></tr><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></table>	x	F	0	0	1	1	<table><tr><th>x</th><th>y</th><th>F</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	x	y	F	0	0	1	0	1	1	1	0	1	1	1	0	<table><tr><th>x</th><th>y</th><th>F</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	x	y	F	0	0	1	0	1	0	1	0	0	1	1	0	<table><tr><th>x</th><th>y</th><th>F</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	x	y	F	0	0	0	0	1	1	1	0	1	1	1	0	<table><tr><th>x</th><th>y</th><th>F</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	x	y	F	0	0	1	0	1	0	1	0	0	1	1	1
x	y	F																																																																																																												
0	0	0																																																																																																												
0	1	0																																																																																																												
1	0	0																																																																																																												
1	1	1																																																																																																												
x	y	F																																																																																																												
0	0	0																																																																																																												
0	1	1																																																																																																												
1	0	1																																																																																																												
1	1	1																																																																																																												
x	F																																																																																																													
0	1																																																																																																													
1	0																																																																																																													
x	F																																																																																																													
0	0																																																																																																													
1	1																																																																																																													
x	y	F																																																																																																												
0	0	1																																																																																																												
0	1	1																																																																																																												
1	0	1																																																																																																												
1	1	0																																																																																																												
x	y	F																																																																																																												
0	0	1																																																																																																												
0	1	0																																																																																																												
1	0	0																																																																																																												
1	1	0																																																																																																												
x	y	F																																																																																																												
0	0	0																																																																																																												
0	1	1																																																																																																												
1	0	1																																																																																																												
1	1	0																																																																																																												
x	y	F																																																																																																												
0	0	1																																																																																																												
0	1	0																																																																																																												
1	0	0																																																																																																												
1	1	1																																																																																																												

Circuit Diagram and its Algebraic Function

VHDL Code :

```
logicgate.vhd x test.m x +
/MATLAB Drive/logicgate.vhd
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  entity LogicGates is
4      Port (
5          A    : in  STD_LOGIC;
6          B    : in  STD_LOGIC;
7          AND_OUT : out STD_LOGIC;
8          OR_OUT  : out STD_LOGIC;
9          NAND_OUT : out STD_LOGIC;
10         NOR_OUT  : out STD_LOGIC;
11         XOR_OUT  : out STD_LOGIC;
12         XNOR_OUT : out STD_LOGIC;
13         NOT_A    : out STD_LOGIC
14     );
15 end LogicGates;
16 architecture Behavioral of LogicGates is
17 begin
18     AND_OUT  <= A AND B;
19     OR_OUT   <= A OR B;
20     NAND_OUT <= NOT (A AND B);
21     NOR_OUT  <= NOT (A OR B);
22     XOR_OUT  <= A XOR B;
23     XNOR_OUT <= A XNOR B;
24     NOT_A    <= NOT A;
25 end Behavioral;
```

```
logicgate.vhd x test.m x +
/MATLAB Drive/test.m
1  clear; clc;
2
3  % Define input combinations (Truth Table)
4  A = [0 0 1 1];
5  B = [0 1 0 1];
6
7  % Compute expected outputs for each gate
8  AND_OUT = A & B; % Logical AND
9  OR_OUT  = A | B; % Logical OR
10 NAND_OUT = ~(A & B); % Logical NAND
11 NOR_OUT  = ~(A | B); % Logical NOR
12 XOR_OUT  = xor(A, B); % Logical XOR
13 XNOR_OUT = ~xor(A, B); % Logical XNOR
14 NOT_A    = ~A; % Logical NOT (only depends on A)
15
16 % Display results
17 T = table(A', B', AND_OUT', OR_OUT', NAND_OUT', NOR_OUT', XOR_OUT', XNOR_OUT', NOT_A', ...
18     'VariableNames', {'A', 'B', 'AND', 'OR', 'NAND', 'NOR', 'XOR', 'XNOR', 'NOT_A'});
19
20 disp('Simulation Results for Logic Gates:');
21 disp(T);
```

Result:

Command Window

```
>> T
```

```
T =
```

```
4x9 table
```

A	B	AND	OR	NAND	NOR	XOR	XNOR	NOT_A
-	-	_____	_____	_____	_____	_____	_____	_____
0	0	false	false	true	true	false	true	true
0	1	false	true	true	false	true	false	true
1	0	false	true	true	false	true	false	false
1	1	true	true	false	false	false	true	false

```
>>
```

Conclusion : The successful implementation and verification of basic logic gates demonstrate the principles of Boolean logic. VHDL allows for precise hardware design, while MATLAB provides an efficient platform for functional verification. This experiment bridges the gap between theory and practical application.

Application of Logic Gates :

1. Digital Circuits: Used in arithmetic and logic units, memory, and control systems.
2. Data Processing: Employed in data transmission, storage, and retrieval.
3. Embedded Systems: Form the foundation of microcontrollers and microprocessors.


Experiment 2

Aim : Write a VHDL code for Half adder and Full adder circuits and simulate its output.

Software Used : MATLAB


Theory :

Half Adder: A Half Adder is a basic digital circuit that performs the addition of two single-bit binary numbers. The circuit outputs two values: Sum and Carry. The Sum is the result of the addition, and the Carry represents any overflow into the next bit position. The Half Adder uses basic logic gates: XOR for the Sum and AND for the Carry.



Circuit diagram and truth table for half adder

Full Adder: A Full Adder extends the concept of the Half Adder to include an additional input, Cin (Carry-in), allowing it to add three single-bit binary numbers (two significant bits and a carry-in). It outputs a Sum and a Carry. The Sum is computed using the XOR operation on all three inputs, while the Carry is determined using a combination of AND and OR gates to account for all possible carry-out condition.



Circuit diagram and truth table for full adder.

VHDL Code:

```

logicgate.vhd x  adder.vhd x  adder.m x  +
/MATLAB Drive/adder.vhd
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  -- Entity for Half Adder
5  entity HalfAdder is
6      Port (
7          A : in STD_LOGIC;
8          B : in STD_LOGIC;
9          SUM : out STD_LOGIC;
10         CARRY : out STD_LOGIC
11     );
12 end HalfAdder;
13
14 -- Architecture for Half Adder
15 architecture Behavioral of HalfAdder is
16 begin
17     SUM <= A XOR B;
18     CARRY <= A AND B;
19 end Behavioral;
20
21 -- Entity for Full Adder
22 entity FullAdder is
23     Port (
24         A : in STD_LOGIC;
25         B : in STD_LOGIC;
26         CIN : in STD_LOGIC; -- Carry In
27         SUM : out STD_LOGIC;
28         CARRY : out STD_LOGIC -- Carry Out
29     );
30 end FullAdder;

```

```

-- Architecture for Full Adder
architecture Behavioral of FullAdder is
begin
    SUM <= A XOR B XOR CIN;
    CARRY <= (A AND B) OR (B AND CIN) OR (A AND CIN);
end Behavioral;

```

logicgate.vhd ×

adder.vhd ×

adder.m* ×

+

/MATLAB Drive/adder.m

1

clear; clc;

2

3

% Define inputs for Half Adder

4

A = [0 0 1 1]; % Input A

5

B = [0 1 0 1]; % Input B

6

% Calculate Half Adder outputs

7

SUM_HA = xor(A, B); % SUM = A XOR B

8

CARRY_HA = A & B; % CARRY = A AND B

9

10

% Define inputs for Full Adder

11

CIN = [0 0 0 0 1 1 1 1]; % Carry Input

12

A_FA = [0 0 1 1 0 0 1 1];

13

B_FA = [0 1 0 1 0 1 0 1];

14

15

% Calculate Full Adder outputs

16

SUM_FA = xor(xor(A_FA, B_FA), CIN); % SUM = A XOR B XOR CIN

17

CARRY_FA = (A_FA & B_FA) | (B_FA & CIN) | (A_FA & CIN); % CARRY

18

19

% Combine results into tables for better readability

20

T_HalfAdder = table(A', B', SUM_HA', CARRY_HA', ...

21

'VariableNames', {'A', 'B', 'SUM', 'CARRY'});

22

23

T_FullAdder = table(A_FA', B_FA', CIN', SUM_FA', CARRY_FA', ...

24

'VariableNames', {'A', 'B', 'CIN', 'SUM', 'CARRY'});

25

26

% Display results

27

disp('Half Adder Truth Table:');

28

disp(T_HalfAdder);

29

disp('Full Adder Truth Table:');

30

disp(T_FullAdder);

Result:

Command Window

T_HalfAdder =

4x4 [table](#)

A	B	SUM	CARRY
—	—	——	——
0	0	false	false
0	1	true	false
1	0	true	false
1	1	false	true

>> T_FullAdder

T_FullAdder =

8x5 [table](#)

A	B	CIN	SUM	CARRY
—	—	——	——	——
0	0	0	false	false
0	1	0	true	false
1	0	0	true	false
1	1	0	false	true
0	0	1	true	false
0	1	1	false	true
1	0	1	false	true
1	1	1	true	true

Conclusion : In this experiment, we successfully designed and simulated both Half Adder and Full Adder circuits using VHDL. The Half Adder demonstrated the basic functionality of adding two single-bit binary numbers, producing a Sum and a Carry. The Full Adder extended this capability by including a Carry-in input, enabling it to add three single-bit binary numbers, further showcasing the essential building blocks of binary addition in digital systems. The simulation results validated the correct operation of both adders, emphasizing their fundamental role in arithmetic operations within digital logic design.

Application of Half Adder :

1. Binary Calculators: Half Adders are integral components in binary calculators, where they perform the addition of two binary digits.
2. Digital Circuits: They are used in various digital circuits where simple addition of two bits is required, such as in encoders, decoders, and multiplexers.

Application of Full Adder:

1. Arithmetic Logic Units (ALUs): Full Adders are crucial components of ALUs in microprocessors and microcontrollers, performing multi-bit binary addition operations.
2. Digital Signal Processing: They are used in digital signal processing systems for executing arithmetic operations on digital signals, such as in FIR and IIR filters.


Experiment 3

Aim : Write a VHDL Code for Half Subtractor and Full Subtractor circuits and verify its functionality using simulation.

Software Used : MATLAB

Theory :


Half Subtractor: A half subtractor is a combinational circuit used in digital electronics to subtract one binary digit from another. It performs the subtraction of two bits, resulting in a difference and a borrow output. The half subtractor takes two inputs (the minuend and the subtrahend) and produces two outputs: the difference and the borrow. The difference indicates the result of the subtraction, while the borrow indicates if a 1 has been borrowed from a higher bit position to perform the subtraction. The half subtractor is fundamental in building more complex subtraction circuits and is often used in arithmetic logic units (ALUs) of digital systems.



Circuit diagram and truth table of half subtractor

Full Subtractor: A full subtractor is an extension of the half subtractor that handles the subtraction of three binary digits: two significant bits and an input borrow from a previous subtraction. This makes the full subtractor more versatile and suitable for multi-bit binary subtraction. The full subtractor has three inputs (minuend, subtrahend, and borrow-in) and produces two outputs: the difference and the borrow-out. The difference represents the result of the subtraction, considering the borrow-in, while the borrow-out indicates whether a borrow is needed for the next higher bit position. The full subtractor is an essential building block for creating binary subtractors that can handle larger binary numbers.

FULL SUBTRACTOR



A	B	C	D	BO
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$\text{DIFF} = A \oplus B \oplus C$$

$$\text{BORROW} = A'.B + B.C + A'.C$$

<http://vlsi-asic-soc.blogspot.com/>

Circuit diagram and truth table of full subtractor

VHDL Code:

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  -- Entity for Half Subtractor
4  entity HalfSubtractor is
5      Port (
6          A : in STD_LOGIC;
7          B : in STD_LOGIC;
8          DIFF : out STD_LOGIC;
9          BORROW : out STD_LOGIC
10     );
11 end HalfSubtractor;
12 -- Architecture for Half Subtractor
13 architecture Behavioral of HalfSubtractor is
14 begin
15     DIFF <= A XOR B;           -- Difference = A XOR B
16     BORROW <= NOT A AND B;     -- Borrow = NOT A AND B
17 end Behavioral;
18 -- Entity for Full Subtractor
19 entity FullSubtractor is
20     Port (
21         A : in STD_LOGIC;
22         B : in STD_LOGIC;
23         BIN : in STD_LOGIC;    -- Borrow In
24         DIFF : out STD_LOGIC;
25         BORROW : out STD_LOGIC -- Borrow Out
26     );
27 end FullSubtractor;
28 -- Architecture for Full Subtractor
29 architecture Behavioral of FullSubtractor is
30 begin

```

```

--o--
    DIFF <= A XOR B XOR BIN;           -- Difference = A XOR B XOR BIN
    BORROW <= (NOT A AND B) OR (B AND BIN) OR (NOT A AND BIN); -- Borrow Out
end Behavioral;

```

logicgate.vhd ×
adder.vhd ×
adder.m ×
subtractor.m * ×
subtractor.vhd ×
+

/MATLAB Drive/subtractor.m

```

1      clear; clc;
2      % Define inputs for Half Subtractor
3      A = [0 0 1 1]; % Input A
4      B = [0 1 0 1]; % Input B
5
6      % Calculate Half Subtractor outputs
7      DIFF_HS = xor(A, B);           % Difference = A XOR B
8      BORROW_HS = ~A & B;           % Borrow = NOT A AND B
9
10     % Define inputs for Full Subtractor
11     BIN = [0 0 0 0 1 1 1 1]; % Borrow Input
12     A_FS = [0 0 1 1 0 0 1 1];
13     B_FS = [0 1 0 1 0 1 0 1];
14
15     % Calculate Full Subtractor outputs
16     DIFF_FS = xor(xor(A_FS, B_FS), BIN);           % Difference
17     BORROW_FS = (~A_FS & B_FS) | (B_FS & BIN) | (~A_FS & BIN); % Borrow
18
19     % Combine results into tables for better readability
20     T_HalfSubtractor = table(A', B', DIFF_HS', BORROW_HS', ...
21         'VariableNames', {'A', 'B', 'DIFF', 'BORROW'});
22
23     T_FullSubtractor = table(A_FS', B_FS', BIN', DIFF_FS', BORROW_FS', ...
24         'VariableNames', {'A', 'B', 'BIN', 'DIFF', 'BORROW'});
25
26     % Display results
27     disp('Half Subtractor Truth Table:');
28     disp(T_HalfSubtractor);
29     disp('Full Subtractor Truth Table:');
30     disp(T_FullSubtractor);

```

Result:

Command Window

T_HalfSubtractor =

4x4 [table](#)

A	B	DIFF	BORROW
—	—	—	—
0	0	false	false
0	1	true	true
1	0	true	false
1	1	false	false

>> T_FullSubtractor

T_FullSubtractor =

8x5 [table](#)

A	B	BIN	DIFF	BORROW
—	—	—	—	—
0	0	0	false	false
0	1	0	true	true
1	0	0	true	false
1	1	0	false	false
0	0	1	true	true
0	1	1	false	true
1	0	1	false	false
1	1	1	true	true

Conclusion: In this experiment, we examined the workings of half and full subtractors, crucial components for binary subtraction in digital electronics. The half subtractor allowed us to understand the basic concept of subtracting two binary digits and producing a difference and borrow output.

Building on this, the full subtractor introduced a third input for borrowing, enabling more complex multi-bit binary subtraction. These concepts are foundational for designing arithmetic circuits in digital systems like ALUs. This experiment highlighted the importance

of half and full subtractors in performing essential arithmetic operations within digital systems.

Application of Half Subtractor:

1. **Digital Circuits:** Used in simple arithmetic operations within digital circuits, such as calculators and small-scale computing devices.
2. **Data Processing:** Utilized in data processing systems where basic subtraction of binary digits is required.

Application of Full Subtractor:

1. **Multi-bit Subtraction:** Essential in multi-bit binary subtraction in digital systems, such as computer processors and arithmetic logic units (ALUs).
2. **Digital Systems Design:** Integral in designing complex digital systems that require efficient handling of binary subtraction with borrow operations, like digital signal processors (DSPs).


Experiment 4

Aim : Write a VHDL Code for 2x1,4x1,8x1 Multiplexer and verify it's working.

Software Used : MATLAB


Theory : A multiplexer (MUX) is a digital circuit that selects one of several input signals and forwards the chosen input to a single output line. The selection is controlled by a set of selection inputs.

1. 2x1 MUX: Has two data inputs (I_0 , I_1) and one selection input (S). It directs the input (I_0 or I_1) based on the value of S .




Circuit diagram and block diagram of 2 x 1 Multiplexer


2. 4x1 MUX: Has four data inputs (I_0, I_1, I_2, I_3) and two selection inputs (S_0, S_1). It selects one of the inputs to route to the output based on the combination of S_0 and S_1 .



Circuit diagram and block diagram of 4 x 1 Multiplexer

3. 8x1 MUX: Has eight data inputs (I_0 to I_7) and three selection inputs (S_0, S_1, S_2). It selects one of the eight inputs to route to the output based on the combination of S_0, S_1, S_2 .





Circuit diagram and block diagram of 8 x1 Multiplexer

VHDL Code :

```

logicgate.vhd × adder.vhd × adder.m × subtractor.m × subtractor.vhd × multiplexer.vhd × mult
/MATLAB Drive/multiplexer.vhd
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  -- Entity for 2x1 Multiplexer
5  entity MUX2x1 is
6      Port (
7          A : in STD_LOGIC;
8          B : in STD_LOGIC;
9          SEL : in STD_LOGIC;
10         Y : out STD_LOGIC
11     );
12 end MUX2x1;
13
14 architecture Behavioral of MUX2x1 is
15 begin
16     Y <= A when SEL = '0' else B;
17 end Behavioral;
18
19 -- Entity for 4x1 Multiplexer
20 entity MUX4x1 is
21     Port (
22         I : in STD_LOGIC_VECTOR(3 downto 0);
23         SEL : in STD_LOGIC_VECTOR(1 downto 0);
24         Y : out STD_LOGIC
25     );
26 end MUX4x1;
27
28 architecture Behavioral of MUX4x1 is
29 begin
30     Y <= I(0) when SEL = "00" else

```



```

logicgate.vhd × adder.vhd × adder.m × subtractor.m × subtractor.vhd × multiplexer.vhd × mult
/MATLAB Drive/multiplexer.vhd
30     Y <= I(0) when SEL = "00" else
31         I(1) when SEL = "01" else
32         I(2) when SEL = "10" else
33         I(3);
34 end Behavioral;
35
36 -- Entity for 8x1 Multiplexer
37 entity MUX8x1 is
38     Port (
39         I : in STD_LOGIC_VECTOR(7 downto 0);
40         SEL : in STD_LOGIC_VECTOR(2 downto 0);
41         Y : out STD_LOGIC
42     );
43 end MUX8x1;
44
45 architecture Behavioral of MUX8x1 is
46 begin
47     Y <= I(0) when SEL = "000" else
48         I(1) when SEL = "001" else
49         I(2) when SEL = "010" else
50         I(3) when SEL = "011" else
51         I(4) when SEL = "100" else
52         I(5) when SEL = "101" else
53         I(6) when SEL = "110" else
54         I(7);
55 end Behavioral;

```

```

logicgate.vhd × adder.vhd × adder.m × subtractor.m × subtractor.vhd × multiplexer.vhd × multiplexer.m × +
/MATLAB Drive/multiplexer.m
1  clear; clc;
2
3  % --- 2x1 Multiplexer ---
4  A = [0 1]; % Input A
5  B = [1 0]; % Input B
6  SEL_2x1 = [0 1]; % Select Signal
7  Y_2x1 = (SEL_2x1 == 0) .* A + (SEL_2x1 == 1) .* B; % Output Calculation
8
9  % Combine 2x1 results into a table
10 T_MUX2x1 = table(A', B', SEL_2x1', Y_2x1', ...
11     'VariableNames', {'A', 'B', 'SEL', 'Y'});
12
13 % --- 4x1 Multiplexer ---
14 I_4x1 = [0 1 1 0; 1 0 0 1; 1 1 0 0; 0 0 1 1]; % Input Lines
15 SEL_4x1 = ["00", "01", "10", "11"]; % Select Lines
16 Y_4x1 = diag(I_4x1); % Outputs for each Select Signal
17
18 % Combine 4x1 results into a table
19 T_MUX4x1 = table(SEL_4x1', I_4x1, Y_4x1, ...
20     'VariableNames', {'SEL', 'Inputs', 'Y'});
21
22 % --- 8x1 Multiplexer ---
23 I_8x1 = [0 1 0 1 1 0 1 0; 1 0 1 0 0 1 0 1]; % Input Lines
24 SEL_8x1 = ["000", "001", "010", "011", "100", "101", "110", "111"]; % Select Lines
25 Y_8x1 = I_8x1(1, :); % Outputs for each Select Signal
26
27 % Combine 8x1 results into a table
28 T_MUX8x1 = table(SEL_8x1', I_8x1(1, :)', Y_8x1', ...
29     'VariableNames', {'SEL', 'Inputs', 'Y'});
30

```

```

logicgate.vhd × adder.vhd × adder.m × subtractor.m × subtractor.vhd × multiplexer.vhd × multiplexer.m × +
/MATLAB Drive/multiplexer.m
30
31 % Display Results
32 disp('2x1 Multiplexer Truth Table:');
33 disp(T_MUX2x1);
34
35 disp('4x1 Multiplexer Truth Table:');
36 disp(T_MUX4x1);
37
38 disp('8x1 Multiplexer Truth Table:');
39 disp(T_MUX8x1);

```

Result :

Command Window

T_HalfSubtractor =

4x4 [table](#)

A	B	DIFF	BORROW
—	—	—	—
0	0	false	false
0	1	true	true
1	0	true	false
1	1	false	false

>> T_FullSubtractor

T_FullSubtractor =

8x5 [table](#)

A	B	BIN	DIFF	BORROW
—	—	—	—	—
0	0	0	false	false
0	1	0	true	true
1	0	0	true	false
1	1	0	false	false
0	0	1	true	true
0	1	1	false	true
1	0	1	false	false
1	1	1	true	true

Conclusion : In this experiment, we designed and implemented 2x1, 4x1, and 8x1 multiplexers using VHDL. By simulating these circuits, we verified their functionality. Each multiplexer correctly routed the selected input to the output based on the selection inputs, demonstrating the fundamental operation of multiplexers in digital circuits. This experiment provided insight into how multiplexers can be used for data routing, signal selection, and implementing logical functions in more complex digital systems. Understanding these principles is essential for designing efficient digital systems and applications.

Application of 2x1 Multiplexer :

1. **Data Selection:** Selects between two data inputs to be sent to a single output line.
2. **Signal Routing:** Used in digital communication systems to route signals from multiple sources to a single destination.

Application of 4 x1 Multiplexer :

1. **Data Path Multiplexing:** Used in processors to select data from different registers or memory locations for a specific operation.
2. **Control Circuits:** Used in control units to select control signals based on the current state of the system.

Application of 8 x 1 Multiplexer :

1. **Data Selector:** Chooses one of eight input data lines to route to a single output line.
2. **Function Generator:** Selects different logic functions based on control signals in digital processors.