Aim: Write a VHDL Code for all basic logic gates and verify its functionality using simulation.

Software Used: MATLAB

Theory: Logic gates are the fundamental building blocks of digital circuits. These gates operate on binary inputs (0 and 1) to produce a single binary output based on specific logical functions.

### Basic Logic Gates:

- 1. AND Gate: Produces a HIGH output (1) only when all its inputs are HIGH.
- 2. OR Gate: Produces a HIGH output (1) when at least one input is HIGH.
- 3. NOT Gate: Inverts the input (0 becomes 1, and 1 becomes 0).
- 4. NAND Gate: The complement of the AND gate (NOT AND).
- 5. NOR Gate: The complement of the OR gate (NOT OR).
- 6. XOR Gate: Produces a HIGH output (1) when the number of HIGH inputs is odd.
- 7. XNOR Gate: The complement of the XOR gate (produces HIGH when inputs are equal).

Name	,	AND			OR		Inve	erter	Bu	ffer	1	NAN	D		NOF	R		clusi R (XC		1	clusi NOR i uivale	or
Graphic Symbol		F		1	F		2		1		1	F			F			F		4	F	
Algebraic Function	F	= x ·			= x +	y - y	F=		F	= x		= (x	y y)¹			y +y)1	F=		y + x¹y y	F=	- 10	y x¹y¹ y)
	x	у	F	х	у	F	x	F	x	F	x	У	F	x	у	F	x	у	F	х	у	F
Truth Table	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	1	0	0	0	0	0	1
	0	1	0	0	1	1	1	0	1	1	0	1	1	0	1	0	0	1	1	0	1	0
	1	0	0	1	0	1		M.			1	0	1	1	0	0	1	0	1	1	0	0
	100	1	1	1	1	4					1	1	0	1	1	0	1	1	0	1	1	1

Circuit Diagram and its Algebraic Function

```
logicgate.vhd × test.m × d
```

```
library IEEE;
 1
 2
     use IEEE.STD_LOGIC_1164.ALL;
 3
      entity LogicGates is
 4
          Port (
 5
              Α
                  : in STD_LOGIC;
                  : in STD_LOGIC;
 6
 7
              AND_OUT : out STD_LOGIC;
 8
              OR OUT
                      : out STD_LOGIC;
9
              NAND_OUT : out STD_LOGIC;
10
              NOR_OUT : out STD_LOGIC;
11
              XOR_OUT : out STD_LOGIC;
12
              XNOR_OUT : out STD_LOGIC;
13
              NOT_A
                       : out STD_LOGIC
14
          );
15
     end LogicGates;
16
      architecture Behavioral of LogicGates is
17
      begin
18
          AND OUT <= A AND B;
                   <= A OR B;
19
          OR OUT
20
          NAND_OUT <= NOT (A AND B);
          NOR_OUT <= NOT (A OR B);
XOR_OUT <= A XOR B;
21
22
23
          XNOR_OUT <= A XNOR B;</pre>
24
          NOT_A
                   <= NOT A;
25
     end Behavioral;
```

```
■ logicgate.vhd × test.m × +
 /MATLAB Drive/test.m
  1
             clear; clc;
  3
             % Define input combinations (Truth Table)
  4
              A = [0 \ 0 \ 1 \ 1];
  5
              B = [0 \ 1 \ 0 \ 1];
  6
              \ensuremath{\mathrm{\%}} Compute expected outputs for each gate
  8
              AND_OUT = A & B; % Logical AND
  9
              OR\_OUT = A \mid B; \% Logical OR
 10
              NAND_OUT = \sim(A & B); % Logical NAND
             NOR_OUT = ~(A | B); % Logical NOR
XOR_OUT = xor(A, B); % Logical XOR
 11
 12
 13
              XNOR_OUT = ~xor(A, B); % Logical XNOR
 14
              NOT_A
                       = ~A; % Logical NOT (only depends on A)
 15
 16
              T = table(A', B', AND_OUT', OR_OUT', NAND_OUT', NOR_OUT', XOR_OUT', XNOR_OUT', NOT_A', ...
'VariableNames', {'A', 'B', 'AND', 'OR', 'NAND', 'NOR', 'XOR', 'XNOR', 'NOT_A'});
 17
 18
 19
              disp('Simulation Results for Logic Gates:');
 20
 21
              disp(T);
```

#### Command Window T = 4x9 table AND NAND NOR XOR **XNOR** NOT\_A OR 0 0 false false false true true true true false true true false true false 1 0 false true true false true false false 1 true true false false false true false >>

Conclusion: The successful implementation and verification of basic logic gates demonstrate the principles of Boolean logic. VHDL allows for precise hardware design, while MATLAB provides an efficient platform for functional verification. This experiment bridges the gap between theory and practical application.

### Application of Logic Gates:


- 1. Digital Circuits: Used in arithmetic and logic units, memory, and control systems.
- 2. Data Processing: Employed in data transmission, storage, and retrieval.
- 3. Embedded Systems: Form the foundation of microcontrollers and microprocessors.

Aim: Write a VHDL code for Half adder and Full adder circuits and simulate its output.

Software Used: MATLAB


#### Theory:

Half Adder: A Half Adder is a basic digital circuit that performs the addition of two single-bit binary numbers. The circuit outputs two values: Sum and Carry. The Sum is the result of the addition, and the Carry represents any overflow into the next bit position. The Half Adder uses basic logic gates: XOR for the Sum and AND for the Carry.



Circuit diagram and truth table for half adder

Full Adder: A Full Adder extends the concept of the Half Adder to include an additional input, Cin (Carry-in), allowing it to add three single-bit binary numbers (two significant bits and a carry-in). It outputs a Sum and a Carry. The Sum is computed using the XOR operation on all three inputs, while the Carry is determined using a combination of AND and OR gates to account for all possible carry-out condition.



Circuit diagram and truth table for full adder.

```
■ logicgate.vhd × adder.vhd × adder.m ×
 /MATLAB Drive/adder.vhd
 1
      library IEEE;
 2
      use IEEE.STD_LOGIC_1164.ALL;
 3
      -- Entity for Half Adder
 4
 5
      entity HalfAdder is
 6
          Port (
 7
              A : in STD_LOGIC;
 8
              B : in STD_LOGIC;
 9
              SUM : out STD_LOGIC;
              CARRY : out STD_LOGIC
10
11
          );
12
      end HalfAdder;
13
14
      -- Architecture for Half Adder
15
      architecture Behavioral of HalfAdder is
16
      begin
17
          SUM <= A XOR B;
18
          CARRY <= A AND B;
19
      end Behavioral;
20
21
      -- Entity for Full Adder
22
      entity FullAdder is
23
          Port (
24
              A : in STD_LOGIC;
25
              B : in STD_LOGIC;
              CIN : in STD_LOGIC; -- Carry In
26
27
              SUM : out STD_LOGIC;
28
              CARRY : out STD_LOGIC -- Carry Out
29
          );
30
      end FullAdder;
```

```
-- Architecture for Full Adder
architecture Behavioral of FullAdder is
begin
    SUM <= A XOR B XOR CIN;
    CARRY <= (A AND B) OR (B AND CIN) OR (A AND CIN);
end Behavioral;</pre>
```

```
■ logicgate.vhd × adder.vhd × adder.m * ×
 /MATLAB Drive/adder.m
  1
           clear; clc;
  2
  3
           % Define inputs for Half Adder
  4
           A = [0 \ 0 \ 1 \ 1]; \% Input A
  5
           B = [0 1 0 1]; % Input B
           % Calculate Half Adder outputs
  6
  7
           SUM_HA = xor(A, B); % SUM = A XOR B
  8
           CARRY_HA = A \& B;
                                 % CARRY = A AND B
  9
 10
           % Define inputs for Full Adder
           CIN = [0 0 0 0 1 1 1 1]; % Carry Input
 11
           A_FA = [0\ 0\ 1\ 1\ 0\ 0\ 1\ 1];
 12
           B_FA = [0 1 0 1 0 1 0 1];
 13
 14
 15
           % Calculate Full Adder outputs
           SUM_FA = xor(xor(A_FA, B_FA), CIN);
 16
                                                      % SUM = A XOR B XOR CIN
 17
           CARRY_FA = (A_FA \& B_FA) | (B_FA \& CIN) | (A_FA \& CIN); % CARRY
 18
 19
           % Combine results into tables for better readability
           T_HalfAdder = table(A', B', SUM_HA', CARRY_HA', ...
 20
 21
                'VariableNames', {'A', 'B', 'SUM', 'CARRY'});
 22
 23
           T_FullAdder = table(A_FA', B_FA', CIN', SUM_FA', CARRY_FA', ...
                'VariableNames', {'A', 'B', 'CIN', 'SUM', 'CARRY'});
 24
 25
 26
           % Display results
 27
           disp('Half Adder Truth Table:');
           disp(T_HalfAdder);
 28
 29
           disp('Full Adder Truth Table:');
 30
           disp(T FullAdder);
```

0

0

1

1

0

1

0

1

1

1

1

1

true

false

false

true

#### **Command Window** T HalfAdder = 4x4 table Α В SUM CARRY false false 0 0 1 true false false 1 0 true 1 1 false true >> T\_FullAdder T\_FullAdder = 8x5 table В SUM Α CIN CARRY false false 0 0 0 0 1 0 true false 1 0 0 true false 1 1 false true 0

Conclusion: In this experiment, we successfully designed and simulated both Half Adder and Full Adder circuits using VHDL. The Half Adder demonstrated the basic functionality of adding two single-bit binary numbers, producing a Sum and a Carry. The Full Adder extended this capability by including a Carry-in input, enabling it to add three single-bit binary numbers, further showcasing the essential building blocks of binary addition in digital systems. The simulation results validated the correct operation of both adders, emphasizing their fundamental role in arithmetic operations within digital logic design.

false

true

true

true

### Application of Half Adder:

- 1. Binary Calculators: Half Adders are integral components in binary calculators, where they perform the addition of two binary digits.
- 2. Digital Circuits: They are used in various digital circuits where simple addition of two bits is required, such as in encoders, decoders, and multiplexers.

### Application of Full Adder:


- 1. Arithmetic Logic Units (ALUs): Full Adders are crucial components of ALUs in microprocessors and microcontrollers, performing multi-bit binary addition operations.
- 2. Digital Signal Processing: They are used in digital signal processing systems for executing arithmetic operations on digital signals, such as in FIR and IIR filters.

Aim: Write a VHDL Code for Half Subtractor and Full Subtractor circuits and verify its functionality using simulation.

Software Used: MATLAB


#### Theory:

Half Subtractor: A half subtractor is a combinational circuit used in digital electronics to subtract one binary digit from another. It performs the subtraction of two bits, resulting in a difference and a borrow output. The half subtractor takes two inputs (the minuend and the subtrahend) and produces two outputs: the difference and the borrow. The difference indicates the result of the subtraction, while the borrow indicates if a 1 has been borrowed from a higher bit position to perform the subtraction. The half subtractor is fundamental in building more complex subtraction circuits and is often used in arithmetic logic units (ALUs) of digital systems.



Circuit diagram and truth table of half subtractor

**Full Subtractor:** A full subtractor is an extension of the half subtractor that handles the subtraction of three binary digits: two significant bits and an input borrow from a previous subtraction. This makes the full subtractor more versatile and suitable for multi-bit binary subtraction. The full subtractor has three inputs (minuend, subtrahend, and borrow-in) and produces two outputs: the difference and the borrow-out. The difference represents the result of the subtraction, considering the borrow-in, while the borrow-out indicates whether a borrow is needed for the next higher bit position. The full subtractor is an essential building block for creating binary subtractors that can handle larger binary numbers.



#### Circuit diagram and truth table of full subtractor

```
ullet logicgate.vhd 	imes adder.vhd 	imes adder.m 	imes subtractor.m 	imes subtractor.vhd 	imes
 /MATLAB Drive/subtractor.vhd
      library IEEE;
 1
 2
      use IEEE.STD_LOGIC_1164.ALL;
      -- Entity for Half Subtractor
 3
      entity HalfSubtractor is
 4
 5
          Port (
              A : in STD_LOGIC;
 7
              B : in STD_LOGIC;
 8
              DIFF : out STD_LOGIC;
 9
              BORROW: out STD LOGIC
10
11
      end HalfSubtractor;
12
      -- Architecture for Half Subtractor
13
      architecture Behavioral of HalfSubtractor is
14
15
          DIFF <= A XOR B;
                                           -- Difference = A XOR B
16
          BORROW <= NOT A AND B;
                                            -- Borrow = NOT A AND B
17
      end Behavioral;
     -- Entity for Full Subtractor
18
19
      entity FullSubtractor is
20
          Port (
21
              A : in STD_LOGIC;
22
              B : in STD_LOGIC;
              BIN : in STD_LOGIC;
23
                                            -- Borrow In
24
              DIFF : out STD_LOGIC;
25
              BORROW : out STD_LOGIC
                                            -- Borrow Out
26
          );
      end FullSubtractor;
27
28
      -- Architecture for Full Subtractor
      architecture Behavioral of FullSubtractor is
29
30
      begin
```

```
DIFF <= A XOR B XOR BIN; -- Difference = A XOR B XOR BIN BORROW <= (NOT A AND B) OR (B AND BIN) OR (NOT A AND BIN); -- Borrow Outend Behavioral;
```

```
logicgate.vhd X | adder.vhd X | adder.m X | subtractor.m * X | subtractor.vhd X
/MATLAB Drive/subtractor.m
 1
          clear; clc;
 2
          % Define inputs for Half Subtractor
 3
          A = [0 \ 0 \ 1 \ 1]; \% Input A
          B = [0 1 0 1]; % Input B
 4
 5
 6
          % Calculate Half Subtractor outputs
 7
          BORROW_HS = \sim A \& B;
 8
                                      % Borrow = NOT A AND B
 9
          % Define inputs for Full Subtractor
10
11
          BIN = [0 0 0 0 1 1 1 1]; % Borrow Input
          AFS = [00110011];
12
13
          B_FS = [0 1 0 1 0 1 0 1];
14
15
          % Calculate Full Subtractor outputs
16
          DIFF_FS = xor(xor(A_FS, B_FS), BIN);
                                                     % Difference
17
          BORROW_FS = (\sim A_FS \& B_FS) \mid (B_FS \& BIN) \mid (\sim A_FS \& BIN); \% Borrow
18
          % Combine results into tables for better readability
19
20
          T_HalfSubtractor = table(A', B', DIFF_HS', BORROW_HS', ...
              'VariableNames', {'A', 'B', 'DIFF', 'BORROW'});
21
22
23
          T_FullSubtractor = table(A_FS', B_FS', BIN', DIFF_FS', BORROW_FS', ...
              'VariableNames', {'A', 'B', 'BIN', 'DIFF', 'BORROW'});
24
25
          % Display results
26
          disp('Half Subtractor Truth Table:');
27
28
          disp(T_HalfSubtractor);
29
          disp('Full Subtractor Truth Table:');
30
          disp(T_FullSubtractor);
```

### **Command Window**

T HalfSubtractor =

4x4 table

Α	В	DIFF	BORROW		
-	-				
0	0	false	false		
0	1	true	true		
1	0	true	false		
1	1	false	false		

>> T\_FullSubtractor

T\_FullSubtractor =

8x5 table

Α	В	BIN	DIFF	BORROW		
-	-					
0	0	0	false	false		
0	1	0	true	true		
1	0	0	true	false		
1	1	0	false	false		
0	0	1	true	true		
0	1	1	false	true		
1	0	1	false	false		
1	1	1	true	true		

Conclusion: In this experiment, we examined the workings of half and full subtractors, crucial components for binary subtraction in digital electronics. The half subtractor allowed us to understand the basic concept of subtracting two binary digits and producing a difference and borrow output.

Building on this, the full subtractor introduced a third input for borrowing, enabling more complex multi-bit binary subtraction. These concepts are foundational for designing arithmetic circuits in digital systems like ALUs. This experiment highlighted the importance

of half and full subtractors in performing essential arithmetic operations within digital systems.

### Application of Half Subtractor:

- 1. Digital Circuits: Used in simple arithmetic operations within digital circuits, such as calculators and small-scale computing devices.
- 2. Data Processing: Utilized in data processing systems where basic subtraction of binary digits is required.

### Application of Full Subtractor:


- 1. Multi-bit Subtraction: Essential in multi-bit binary subtraction in digital systems, such as computer processors and arithmetic logic units (ALUs).
- 2. Digital Systems Design: Integral in designing complex digital systems that require efficient handling of binary subtraction with borrow operations, like digital signal processors (DSPs).

Aim: Write a VHDL Code for 2x1.4x1,8x1 Multiplexer and verify it's working.

Software Used: MATLAB


Theory: A multiplexer (MUX) is a digital circuit that selects one of several input signals and forwards the chosen input to a single output line. The selection is controlled by a set of selection inputs.

1. 2x1 MUX: Has two data inputs (I0, I1) and one selection input (S). It directs the input (I0 or I1) based on the value of S.




Circuit diagram and block diagram of 2 x 1 Multiplexer


2. 4x1 MUX: Has four data inputs (I0, I1, I2, I3) and two selection inputs (S0, S1). It selects one of the inputs to route to the output based on the combination of S0 and S1.



Circuit diagram and block diagramof 4 x 1 Multiplexer

3. 8x1 MUX: Has eight data inputs (I0 to I7) and three selection inputs (S0, S1, S2). It selects one of the eight inputs to route to the output based on the combination of S0,S1,S2





Circuit diagram and block diagram of 8 x1 Multiplexer

```
■ logicgate.vhd × adder.vhd × adder.m × subtractor.m × subtractor.vhd × multiplexer.vhd × multiplexer.vhd ×
 /MATLAB Drive/multiplexer.vhd
 1
      library IEEE;
      use IEEE.STD_LOGIC_1164.ALL;
 2
 3
 4
      -- Entity for 2x1 Multiplexer
 5
      entity MUX2x1 is
 6
          Port (
 7
               A : in STD_LOGIC;
 8
               B : in STD_LOGIC;
 9
               SEL : in STD_LOGIC;
10
               Y : out STD_LOGIC
11
           );
12
      end MUX2x1;
13
14
      architecture Behavioral of MUX2x1 is
15
      begin
16
          Y <= A when SEL = '0' else B;
17
      end Behavioral;
18
19
      -- Entity for 4x1 Multiplexer
      entity MUX4x1 is
20
21
          Port (
               I : in STD_LOGIC_VECTOR(3 downto 0);
22
23
               SEL : in STD_LOGIC_VECTOR(1 downto 0);
24
               Y : out STD_LOGIC
25
          );
      end MUX4x1;
26
27
28
      architecture Behavioral of MUX4x1 is
29
      begin
          Y \le I(0) when SEL = "00" else
30
```

```
logicgate.vhd x adder.vhd x adder.m x subtractor.m x subtractor.vhd x multiplexer.vhd x multiplexer.v
   /MATLAB Drive/multiplexer.vhd
30
                                     Y \le I(0) when SEL = "00" else
                                                         I(1) when SEL = 01 else
31
32
                                                          I(2) when SEL = "10" else
33
                                                         I(3);
                     end Behavioral;
34
35
36
                      -- Entity for 8x1 Multiplexer
37
                     entity MUX8x1 is
                                     Port (
38
39
                                                      I : in STD_LOGIC_VECTOR(7 downto 0);
                                                      SEL : in STD_LOGIC_VECTOR(2 downto 0);
10
41
                                                      Y : out STD_LOGIC
42
                                      );
                      end MUX8x1;
43
44
45
                      architecture Behavioral of MUX8x1 is
46
47
                                     Y \le I(0) when SEL = "000" else
                                                         I(1) when SEL = "001" else
48
                                                         I(2) when SEL = "010" else
49
                                                         I(3) when SEL = "011" else
50
                                                         I(4) when SEL = "100" else
51
                                                         I(5) when SEL = "101" else
52
                                                         I(6) when SEL = "110" else
53
54
                                                         I(7);
55
                     end Behavioral;
```

```
Igicate.vhd × adder.vhd × adder.m × subtractor.m × subtractor.vhd × multiplexer.vhd × multiplexer.m × +
 /MATLAB Drive/multiplexer.m
  1
            clear; clc;
  2
  3
            % --- 2x1 Multiplexer ---
            A = [0 1]; % Input A
  4
  5
            B = [1 0]; % Input B
  6
            SEL_2x1 = [0 1]; % Select Signal
  7
            Y_2x1 = (SEL_2x1 == 0) .* A + (SEL_2x1 == 1) .* B; % Output Calculation
  8
  9
            % Combine 2x1 results into a table
            T_MUX2x1 = table(A', B', SEL_2x1', Y_2x1', ...
  10
                'VariableNames', {'A', 'B', 'SEL', 'Y'});
  11
  12
 13
           % --- 4x1 Multiplexer ---
 14
            I_4x1 = [0\ 1\ 1\ 0;\ 1\ 0\ 0\ 1;\ 1\ 1\ 0\ 0;\ 0\ 0\ 1\ 1];\ % Input Lines
            SEL_4x1 = ["00", "01", "10", "11"]; % Select Lines
  15
  16
            Y_4x1 = diag(I_4x1); % Outputs for each Select Signal
 17
 18
           % Combine 4x1 results into a table
  19
            T_MUX4x1 = table(SEL_4x1', I_4x1, Y_4x1, ...
                'VariableNames', {'SEL', 'Inputs', 'Y'});
  20
  21
  22
            % --- 8x1 Multiplexer ---
  23
            I_8x1 = [0 1 0 1 1 0 1 0; 1 0 1 0 0 1 0 1]; % Input Lines
            SEL_8x1 = ["000", "001", "010", "011", "100", "101", "110", "111"]; % Select Lines
  24
            Y_8x1 = I_8x1(1, :); % Outputs for each Select Signal
  25
  26
  27
           % Combine 8x1 results into a table
  28
            T_MUX8x1 = table(SEL_8x1', I_8x1(1, :)', Y_8x1', ...
  29
                'VariableNames', {'SEL', 'Inputs',
  30
```

```
\parallel logicgate.vhd 	imes | adder.vhd 	imes | adder.m 	imes | subtractor.m 	imes | subtractor.vhd 	imes | multiplexer.vhd 	imes | multiplexer.m 	imes | +
 /MATLAB Drive/multiplexer.m
 30
             % Display Results
 31
 32
             disp('2x1 Multiplexer Truth Table:');
             disp(T_MUX2x1);
 33
 34
 35
             disp('4x1 Multiplexer Truth Table:');
 36
             disp(T_MUX4x1);
 37
             disp('8x1 Multiplexer Truth Table:');
 38
 39
             disp(T_MUX8x1);
```

# **Command Window**

T\_HalfSubtractor =

4x4 table

Α	В	DIFF	BORROW			
-	-					
0	0	false	false			
0	1	true	true			
1	0	true	false			
1	1	false	false			

>> T\_FullSubtractor

T\_FullSubtractor =

8x5 table

Α	В	BIN	DIFF	BORROW		
-	-					
0	0	0	false	false		
0	1	0	true	true		
1	0	0	true	false		
1	1	0	false	false		
0	0	1	true	true		
0	1	1	false	true		
1	0	1	false	false		
1	1	1	true	true		

Conclusion: In this experiment, we designed and implemented 2x1, 4x1, and 8x1 multiplexers using VHDL. By simulating these circuits, we verified their functionality. Each multiplexer correctly routed the selected input to the output based on the selection inputs, demonstrating the fundamental operation of multiplexers in digital circuits. This experiment provided insight into how multiplexers can be used for data routing, signal selection, and implementing logical functions in more complex digital systems. Understanding these principles is essential for designing efficient digital systems and applications.

### Application of 2x1 Multiplexer:

- 1. Data Selection: Selects between two data inputs to be sent to a single output line.
- 2. Signal Routing: Used in digital communication systems to route signals from multiple sources to a single destination.

### Application of 4 x1 Multiplexer:

- 1. Data Path Multiplexing: Used in processors to select data from different registers or memory locations for a specific operation.
- 2. Control Circuits: Used in control units to select control signals based on the current state of the system.

### Application of 8 x 1 Multiplexer:

- 1. Data Selector: Chooses one of eight input data lines to route to a single output line.
- 2. Function Generator: Selects different logic functions based on control signals in digital processors.