

Path Summary

	Property	Value
1	From Node	a_ptr:u_a_ptr a_addr[1]
2	To Node	a_ptr:u_a_ptr full
3	Launch Clock	a_clk
4	Latch Clock	a_clk
5	Data Arrival Time	6.294
6	Data Required Time	103.317
7	Slack	97.023

Statistics

	Property	Value	Count	Total Delay	% of Total	Min	Max
1	Setup Relationship	100.000					
2	Clock Skew	-0.091					
3	Data Delay	2.887					
4	Number of Logic Levels		4				
5	Physical Delays						
1	Arrival Path						
1	Clock						
1	IC		3	1.924	56	0.000	1.719
2	Cell		3	1.483	44	0.000	0.816
2	Data						
1	IC		5	1.323	46	0.000	0.446
2	Cell		6	1.303	45	0.000	0.487
3	uTco		1	0.261	9	0.261	0.261
2	Required Path						
1	Clock						
1	IC		3	1.847	56	0.000	1.650
2	Cell		3	1.434	44	0.000	0.816

Data Path

Data Arrival

	Total	Incr	RF	Type	Fanout	Location	Element
1	0.000	0.000					launch edge time
2	3.407	3.407					clock path
1	0.000	0.000					source latency
2	0.000	0.000			1	PIN_J1	a_clk
3	0.000	0.000	RR	IC	1	IOIBUF_X0_Y36_N8	a_clk~input i
4	0.816	0.816	RR	CELL	1	IOIBUF_X0_Y36_N8	a_clk~input o
5	1.021	0.205	RR	IC	1	CLKCTRL_G2	a_clk~inputclkctrl inclk[0]
6	1.021	0.000	RR	CELL	21	CLKCTRL_G2	a_clk~inputclkctrl outclk
7	2.740	1.719	RR	IC	1	FF_X50_Y8_N27	u_a_ptr a_addr[1] clk
8	3.407	0.667	RR	CELL	1	FF_X50_Y8_N27	a_ptr:u_a_ptr a_addr[1]
3	6.294	2.887					data path
1	3.668	0.261		uTco	1	FF_X50_Y8_N27	a_ptr:u_a_ptr a_addr[1]

	Total	Incr	RF	Type	Fanout	Location	Element
2	3.668	0.000	FF	CELL	4	FF_X50_Y8_N27	u_a_ptr a_addr[1] q
3	4.114	0.446	FF	IC	1	LCCOMB_X50_Y8_N18	u_a_ptr Add0~0 dataa
4	4.508	0.394	FF	CELL	7	LCCOMB_X50_Y8_N18	u_a_ptr Add0~0 combout
5	4.842	0.334	FF	IC	1	LCCOMB_X50_Y8_N28	u_a_ptr Add0~2 datad
6	5.010	0.168	FR	CELL	2	LCCOMB_X50_Y8_N28	u_a_ptr Add0~2 combout
7	5.296	0.286	RR	IC	1	LCCOMB_X50_Y8_N16	u_a_ptr Equal0~0 datab
8	5.783	0.487	RF	CELL	1	LCCOMB_X50_Y8_N16	u_a_ptr Equal0~0 combout
9	6.040	0.257	FF	IC	1	LCCOMB_X50_Y8_N4	u_a_ptr Equal0~3 datad
10	6.179	0.139	FF	CELL	1	LCCOMB_X50_Y8_N4	u_a_ptr Equal0~3 combout
11	6.179	0.000	FF	IC	1	FF_X50_Y8_N5	u_a_ptr full d
12	6.294	0.115	FF	CELL	1	FF_X50_Y8_N5	a_ptr:u_a_ptr full

Data Required

	Total	Incr	RF	Type	Fanout	Location	Element
1	100.000	100.000					latch edge time
2	103.316	3.316					clock path
1	100.000	0.000					source latency
2	100.000	0.000			1	PIN_J1	a_clk
3	100.000	0.000	RR	IC	1	IOIBUF_X0_Y36_N8	a_clk~input i
4	100.816	0.816	RR	CELL	1	IOIBUF_X0_Y36_N8	a_clk~input o
5	101.013	0.197	RR	IC	1	CLKCTRL_G2	a_clk~inputclkctrl inclk[0]
6	101.013	0.000	RR	CELL	21	CLKCTRL_G2	a_clk~inputclkctrl outclk
7	102.663	1.650	RR	IC	1	FF_X50_Y8_N5	u_a_ptr full clk
8	103.281	0.618	RR	CELL	1	FF_X50_Y8_N5	a_ptr:u_a_ptr full
9	103.316	0.035					clock pessimism removed
3	103.296	-0.020					clock uncertainty
4	103.317	0.021		uTsu	1	FF_X50_Y8_N5	a_ptr:u_a_ptr full