


BACKPLANE C96 (MASTER class)




POWER +−18 (LM317/337 + capacitance multiplier), +−15 LN (LT3045/LT3094)




MASTER SUMMING [A2] (inverting, 20k/20k/10p, sum−noise−71A.cir)




MONO [A3] (M/S matrix + VCA on S, mono−ms.cir; resistors NOTE)




INS_SEND driver + INS_RET buffer (slots 9−10, JMS jumper on the backplane)




BUFFERS [A] [B] [C] [N] (one buffer per output, item 11)




MASTER LEVEL [D]: 2 VCAs, shaper (shaper−master.cir), law trim (vca−trim §3.2)




BOOTH LEVEL [B2]: 2 VCAs, fader shaper (shaper−fader.cir), law trim



VIE_TAP [V]: driver after MASTER LEVEL to b31−b32



METER [E]: L/R peak detector (meter−det−03s.cir) and reference tree (metering §5)



CONNECTORS: J2 to the OUTPUT board, J3 to the CONTROL board



PWR_FLAG (for the ERC check only)



Generated by pcb/tools/legglbile.py from the same netlist as the PCB: do not edit by hand

Sheet: /
File: master−segnale.kicad_sch

Title: maelcum MASTER signal board (dec. 140) − draft v0.1 − readable sch

Size: User	Date:
KiCad E.D.A. 10.0.7	Rev: 0.2−draft
	Id: 1/1