
BACKPLANE C96 (MASTER−OUT class, dec. 143): power only
J1A
J1B
J1C
C96 male
H1
H2
CHASSIS
AGND
CTRL_GND
POWER [M]: filtered +−26 static rails, local +−18 (LM317/337)
LM317
LM337
V26F+
V26F−
+18V
−18V
RAW+26
RAW−26
ferrite 600R 2A
MASTER RECEIVER and BOOTH DRIVER [B3] (direct OPA1612, §3.4)
OPA1612AIDR
OUTPUT STAGE hot [F]+[G] (bootstrap, dec. 86)
1N4148W
BF245A
MJE340
MJE350
BC847B
TL071
OUTPUT STAGE cold [F]+[G] (bootstrap, inverting)
CLIP detector: window on the hot leg, threshold 0.86 x static rail, hold ~0.5 s (NOTE, to simulate)
LM339
BAT54W
MASTER and BOOTH RELAYS (G6K−2F, 5 V, 237 ohm; energised = sound, failsafe)
K1
K2
K3
G6K−2F DC5
AO3400A
MUTE CONTROLLER [L] (mute−ctrl.cir, RISULTATI−mute−ctrl.md)
TL431
2N7002
CONNECTORS: J2 from the signal board, J3 to the rear connector board
J2
J3
J4
2x7 ribbon cable
2x5 cable
2x2 cable
PWR_FLAG (for the ERC check only)
+5V
AGND
CHASSIS
CTRL_GND
RAW+26
RAW−26
V26F+
V26F−
VM_C
VM_H
VP_C
VP_H

Generated by pcb/tools/leggibile.py from the same netlist as the PCB: do not edit by hand

Sheet: /
File: master−uscita−L.kicad_sch

Title: maelcum MASTER OUTPUT board L (dec. 142−143) − draft v0.1 − rea

Size: User | Date: | **Rev: 0.1−draft**
KiCad E.D.A. 10.0.7 | Id: 1/1