BACKPLANE C96 (CDJ class, rev. dec. 159)



POWER +−18 audio, +−15 switch, +5, +−15 LN, +−5 reference



LINE INPUT [A] and GAIN T1 [B] (dec. 162)



ISOLATOR left side (crossovers C, dec. 152; iso−lncc−banca.inc)



ISOLATOR right side (crossovers C, dec. 152; iso−lncc−banca.inc)



ISOLATOR SUM (non−inverting) and DC SERVO



CUE [D], SEND TAP [E] and METER [G] (pre−fader)



FADER [H] (2 VCAs, fader shaper, dec. 126) and DIP (dec. 163)



HPF/OFF/LPF TOGGLE: self−timed logic (74HC14, 74HC86, 74HC74) and ADG1434



CONTROL BOARD CABLE (J2) and RCA INPUTS (J3)



PWR_FLAG (for the ERC check only)


PWR_FLAG #FLG01 +18V
PWR_FLAG #FLG02 +5V
PWR_FLAG #FLG03 +5VF
PWR_FLAG #FLG04 −18V
PWR_FLAG #FLG05 AGND
PWR_FLAG #FLG06 CHASSIS
PWR_FLAG #FLG07 CTRL_GND
PWR_FLAG #FLG08 RAW+22
PWR_FLAG #FLG09 RAW+27
PWR_FLAG #FLG10 RAW−22
PWR_FLAG #FLG11 RAW−27
PWR_FLAG #FLG12 V22F+
PWR_FLAG #FLG13 V22F−
PWR_FLAG #FLG14 V27F+
PWR_FLAG #FLG15 V27F−

Generated by pcb/tools/leggibile.py from the same netlist as the PCB: do not edit by hand

Sheet: / File: canale.kicad_sch	
Title: maelcum CHANNEL CDJ/LINE (v0.4) – draft v0.1 – readable schematic	
Size: User Date:	**Rev: 0.2−draft**
KiCad E.D.A. 10.0.7	Id: 1/1