


BACKPLANE C96 (CDJ class, rev. dec. 159)




POWER +−18 audio, +−15 switch, +5, +−15 LN, +−5 reference




LINE INPUT [A] and GAIN T1 [B] (dec. 162)




ISOLATOR left side (crossovers C, dec. 152; iso−incc−banca.inc)




FADER [H] (2 VCAs, fader shaper, dec. 126) and DIP (dec. 163)




ISOLATOR SUM (non−inverting) and DC SERVO




CUE [D], SEND TAP [E] and METER [G] (pre−fader)



HPF/OFF/LPF TOGGLE: self−timed logic (74HC14, 74HC86, 74HC74) and ADG1434



CONTROL BOARD CABLE (J2) and RCA INPUTS (J3)



PWR_FLAG (for the ERC check only)



Generated by pcb/tools/leggible.py from the same netlist as the PCB; do not edit by hand

Sheet: /
File: iparate_bloqd_sch

Title: maelcum CHANNEL CDJ/LINE (v0.4) — draft v0.1 — readable schematic

Size: User	Date:	Rev: 0.2−draft
KiCad E.D.A. 10.0.7		Id: 1/1