# Dongjoon(DJ) Park

R315, 200 South 33rd Street, Philadelphia, PA, USA

moon5756@gmail.com

215-240-2547

https://dj-park.github.io/

Updated: February 7, 2024

**EDUCATION** 

# Ph.D. in ESE, University of Pennsylvania

Aug'16-Jul'18, Aug'21-Present

Advisor: Prof. André DeHon

Research Interests: FPGA design methodology, Tools/CAD for FPGAs, Hardware Acceleration

# B.S. in ECE, Carnegie Mellon University

Aug'12-Dec'15

Recipient of David Tuma Project Award – Best ECE Capstone Project Award Graduated with University Honors

ACADEMIC RESEARCH

## Software-like Incremental Refinement on FPGA [1]

Feb'23-Present

Advisor: Prof. André DeHon, University of Pennsylvania

- Fast incremental refinement for FPGA designs, iterating initial design points with parallel compilations
- Created a multiple-clock system with a NoC (400MHz) and compute kernels (200–400MHz)
- Designed a runtime bottleneck identification for HLS dataflow designs using FIFO full/empty counters
- Improved application latency  $2.2-12.7\times$  while reducing Design Space Exploration time by  $1.3-2.7\times$

# Network-on-a-Chip (NoC) on FPGA [2]

Sep'22-Jan'23

Advisor: Prof. André DeHon, University of Pennsylvania

- Designed a novel asymmetric Butterfly Fat Tree NoC in Verilog that excels in unbalanced traffic
- Analyzed throughput and worst case latency in realistic graph workloads and synthetic traffic patterns
- $\bullet$  Achieved up to 76% more throughput than existing Butterfly Fat Tree NoC with the similar resource usage

# Parallel FPGA Compilation using Hierarchical Partial Reconfiguration [4]

Jan'22-Aug'22

Advisor: Prof. André DeHon, University of Pennsylvania

- $\bullet$  Open-sourced the Makefile/Python/Tcl based FPGA's parallel compilation framework (link)
- Provided flexibility in sizes of compile slots for parallel FPGA compilations, utilizing Xilinx Nested DFX
- Demonstrated 1.4–4.9× latency improvement for realistic HLS applications over the previous work

# Accelerating FPGA Compilation using NoC and Partial Reconfiguration [6][7] May'17-Aug'18 Advisor: Prof. André DeHon, University of Pennsylvania

- Designed packet parser, reassembly buffer, and FIFO modules in Verilog for the NoC interface
- Analyzed Xilinx Vivado's compile speed with case studies and revealed the limitations of the vendor tool
- Demonstrated 4.5× compile time speedup over Xilinx Vivado's monolithic compilation

# Detecting Voltage Anomalies in Scan-Testing Environment on FPGA

Dec'14-Oct'15

Advisor: Prof. Shawn Blanton, CMU

- Implemented a synthesizable, fine-grained voltage sensor on FPGA using carry chains and latches
- Analyzed voltage activities for three different ISCAS'89 circuits in at-speed scan testing environment

Industry Experience

# AMD, San Jose, CA, USA

(incoming) May'24-Aug'24

(incoming) FPGA Architecture Intern

# AnaPass, South Korea

Jul'20–Jul'21

SoC Engineer (in fulfilment of military service)

• RTL verification of Timing Controller IP for Samsung Tablet display

## Korea Advanced Institute of Science and Technology (KAIST), South Korea

Aug'18-Jul'20

Research Engineer (in fulfilment of military service)

• Projects on Radar-based fall detector, FPGA-based beamforming system, IQ imbalance calibration

#### CoMira Solutions, Pittsburgh, PA, USA

Jun'14-Aug'14

Hardware Engineering Intern

• Optimized hardware implementation of CRC in area and timing using a table-based approach

# Course Projects

# HW/SW co-design for VGG16, University of Pennsylvania

Nov'21-Dec'21

- ullet Designed a systolic array based FPGA acceleration kernel for 2D convolution function using HLS
- Integrated multiple FPGA kernels (on AWS EC2 F1) with PyTorch using C++ extension
- Achieved 11–14.8× performance improvement over the SW baseline of 2D convolution function (report link)

PUBLICATION	~	[1] REFINE: Runtime Execution Feedback for INcremental Evolution on FPGA Designs  D. Park, A. DeHon  ACM Int. Symp. on Field-Programmable Gate Arrays (FPGA), 2024 – to appear		
	ACM Int			
	[2] Asymmetry in Butterfly Fat Tree FPGA NoC			
		z, Z. Yao, Y. Xiao, A. DeHon		
	IEEE Int	t. Conf. on Field-Programmable Technology (FPT), 2023		
	[3] ExHiPR:	3] ExHiPR: Extended High-level Partial Reconfiguration for Fast Incremental FPGA Compilation Y. Xiao, <u>D. Park</u> , Z. Niu, A. Hota, A. DeHon ACM Transactions on Reconfigurable Technology and Systems (TRETS), 2023		
	ACM Tra			
	[4] Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration			
		D. Park, Y. Xiao, A. DeHon		
		IEEE Int. Conf. on Field-Programmable Technology (FPT), 2022 (acceptance rate: $25.2\% = 31/123$ ), Artifact Evaluated - Available, Functional, Reusable, Replicated		
	(acceptan			
	[5] HiPR: Hi	[5] HiPR: High-level Partial Reconfiguration for Fast Incremental FPGA Compilation Y. Xiao, A. Hota, <u>D. Park</u> , A. DeHon IEEE Int. Conf. on Field-Programmable Logic and Applications (FPL), 2022 ( <i>Best Paper Candidate</i> : 7.0% = 9/129)		
	$(Best\ Pe$			
	[6] Reducing	[6] Reducing FPGA Compile Time with Separate Compilation for FPGA Building Blocks Y. Xiao, <b>D. Park</b> , A. Butt, H. Giesen, Z. Han, R. Ding, N. Magnezi, R. Rubin, A. DeHon		
	Y. Xiao,			
		t. Conf. on Field-Programmable Technology (FPT), 2019		
	(acceptan	nce rate: $25.0\% = 26/104$ )		
	[7] Case for I	[7] Case for Fast FPGA Compilation using Partial Reconfiguration		
		D. Park, Y. Xiao, N. Magnezi, A. DeHon		
	IEEE Int	t. Conf. on Field-Programmable Logic and Applications (FPL), 2018		
TALKS	• Asymmetry in Butterfly Fat Tree FPGA NoC			
		<ul> <li>at FPT 2023, Yokohama, Japan (talk video, slides)</li> <li>Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration         <ul> <li>at FPT 2022, Hong Kong (talk video, slides)</li> <li>at ESE PhD seminar, University of Pennsylvania, Philadelphia, PA, USA (slides)</li> <li>High-level Partial Reconfiguration for Fast Incremental FPGA Compilation</li> <li>at FPL 2022, Belfast, Northern Ireland (slides)</li> <li>Case for Fast FPGA Compilation using Partial Reconfiguration</li> </ul> </li> </ul>		
	_			
	- at FPL	2018, Dublin, Ireland (slides)	Aug'18	
			Apr'23	
Awards/		• Student Recognition Award, University of Pennsylvania		
Service		• Best Presentation Award, Penn ESE PhD seminar (F2022-S2023)		
		• Samsung Electronics Global Fellowship with post-graduation employment offer  Oct'22		
	_	<ul> <li>Best Paper Candidate, FPL2022</li> <li>PhD Fellowship, University of Pennsylvania</li> <li>Aug'22</li> <li>Aug'16</li> </ul>		
		• Best ECE Capstone Project Award (Project: Neural Networks on FPGA), CMU  May'16		
		• University Honors, CMU  May 16		
		• Penn ESE PhD students seminar organizer		
		Penn ESE PhD students seminar organizer  Judge, Research Experience for Undergraduates, University of Pennsylvania  Feb '23-Dec' 23  Aug' 23		
			· ·	
Teaching	• SoC Architecture (ESE5320), University of Pennsylvania Fall 2021, Fall 2022			
Assistant		<ul> <li>Co-authored homework labs on multi-core, SIMD, HW acceleration, HLS, Xilinx Vitis</li> </ul>		
	- Held C/exam review sessions and weekly office hours for the graduate level course (20-40 students)			
	- TA rating for Fall 2022: 3.74/4, the highest of all 7 offerings of the course's history			
	• Mathema	• Mathematical Foundations of Electrical Engineering (18-202), CMU Fall 2014		
	• Structure and Design of Digital Systems (18-240), CMU Spring 2014			
Skills	Hardware	Verilog, Vivado, Vitis HLS, Quartus, HDL Simulation tools, OpenCL		
	Software	C++, Python, PyTorch, scikit-learn, Tcl		
_				
RELEVANT	Computer A			
Courses	HW/SW ('0-	Design for ML Advanced Computer Arch (CPII) Big Data Anal	VIICS	

Advanced Computer Arch. (GPU)

Big Data Analytics

Courses

 $\ensuremath{\mathrm{HW/SW}}$  Co-Design for ML