Dongjoon(DJ) Park

R315, 200 South 33rd Street, Philadelphia, PA

moon5756@gmail.com

215-240-2547

https://dj-park.github.io/

Updated: January 18, 2024

EDUCATION

Ph.D. in ESE, University of Pennsylvania

Aug'16-Jul'18, Aug'21-Present

Advisor: Prof. André DeHon

Research Interests: FPGA design methodology, Tools/CAD for FPGAs, Hardware Acceleration

B.S. in ECE, Carnegie Mellon University

Aug'12-Dec'15

Recipient of David Tuma Project Award – Best ECE Capstone Project Award Graduated with University Honors

ACADEMIC RESEARCH

Software-like Incremental Refinement on FPGA [1]

Feb'23-Present

Advisor: Prof. André DeHon, University of Pennsylvania

- Fast incremental refinement for FPGA designs, iterating initial design points with parallel compilations
- Created a multiple-clock system with a NoC (400MHz) and compute kernels (200–400MHz)
- Designed a runtime bottleneck identification for HLS dataflow designs using FIFO full/empty counters
- Utilized ML-based classifiers to reduce resource fragmentation for separate FPGA compile technique
- Improved application latency $2.2-12.7\times$ while reducing Design Space Exploration time by $1.3-2.7\times$

Network-on-a-Chip (NoC) on FPGA [2]

Sep'22-Jan'23

Advisor: Prof. André DeHon, University of Pennsylvania

- Designed a novel asymmetric Butterfly Fat Tree NoC in Verilog that excels in unbalanced traffic
- Analyzed throughput and worst case latency in realistic graph workloads and synthetic traffic patterns
- Achieved up to 76% more throughput than existing Butterfly Fat Tree NoC with the similar resource usage

Parallel FPGA Compilation using Hierarchical Partial Reconfiguration [4]

Jan'22-Aug'22

Advisor: Prof. André DeHon, University of Pennsylvania

- $\bullet \ \ \text{Open-sourced the Makefile/Python/Tcl based FPGA's parallel compilation framework} \ (\mathit{link}) \\$
- $\bullet \ \ Provided \ flexibility \ in \ sizes \ of \ compile \ slots \ for \ parallel \ FPGA \ compilations, \ utilizing \ Xilinx \ Nested \ DFX$
- Demonstrated 1.4–4.9× latency improvement for realistic HLS applications over the previous work

Accelerating FPGA Compilation using NoC and Partial Reconfiguration [6][7] May'17–Aug'18 Advisor: Prof. André DeHon, University of Pennsylvania

- Designed packet parser, reassembly buffer, and FIFO modules in Verilog for the NoC interface
- Analyzed Xilinx Vivado's compile speed with case studies and revealed the limitations of the vendor tool
- \bullet Demonstrated 4.5× compile time speedup over Xilinx Vivado's monolithic compilation

Detecting Voltage Anomalies in Scan-Testing Environment on FPGA

Dec'14-Oct'15

Advisor: Prof. Shawn Blanton, CMU

- Implemented a synthesizable, fine-grained voltage sensor on FPGA using carry chains and latches
- Analyzed voltage activities for three different ISCAS'89 circuits in at-speed scan testing environment

Industry Experience

AnaPass, South Korea

Jul'20–Jul'21

SoC Engineer (in fulfilment of military service)

• RTL verification of Timing Controller IP for Samsung Tablet display

Korea Advanced Institute of Science and Technology (KAIST), South Korea

Aug'18-Jul'20

Research Engineer (in fulfilment of military service)

• Projects on Radar-based fall detector, FPGA-based beamforming system, IQ imbalance calibration

CoMira Solutions, Pittsburgh, PA

Jun'14-Aug'14

Hardware Engineering Intern

• Optimized hardware implementation of CRC in area and timing using a table-based approach

Course Projects

HW/SW co-design for VGG16. University of Pennsylvania

Nov'21-Dec'21

- Designed a systolic array based FPGA acceleration kernel for 2D convolution function using HLS
- Integrated multiple FPGA kernels (on AWS EC2 F1) with PyTorch using C++ extension
- Achieved 11–14.8× performance improvement over the SW baseline of 2D convolution function (report link)

Publications	[1] REFINE: Runtime Execution Feedback for INcremental Evolution on FPGA Designs D. Park, A. DeHon ACM Int. Symp. on Field-Programmable Gate Arrays (FPGA), 2024 – to appear				
	D. Park	 [2] Asymmetry in Butterfly Fat Tree FPGA NoC D. Park Z. Yao Y. Xiao A. DeHon IEEE Int. Conf. on Field-Programmable Technology (FPT), 2023 [3] ExHiPR: Extended High-level Partial Reconfiguration for Fast Incremental FPGA Compilation Y. Xiao D. Park Z. Niu A. DeHon ACM Transactions on Reconfigurable Technology and Systems (TRETS), 2023 			
	Y. Xiao,				
	 [4] Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration D. Park, Y. Xiao, A. DeHon				
	D. Park	<u>k</u> , Y. Xiao, N. Magne	ation using Partial Reconfiguration zi, A. DeHon ogrammable Logic and Applications (FPL), 2018		
TALKS	• Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration – at FPT 2022, Hong Kong (talk video, slides) Dec'22			Dec '23 on Dec '22 Oct '22	
Awards/ Service	 Best Prese Samsung Best Pap PhD Fello Best ECI University Penn ESE 	Student Recognition Award, University of Pennsylvania Best Presentation Award, Penn ESE PhD seminar (F2022-S2023) Samsung Electronics Global Fellowship with post-graduation employment offer Best Paper Candidate, FPL2022 PhD Fellowship, University of Pennsylvania Best ECE Capstone Project Award (Project: Neural Networks on FPGA), CMU University Honors, CMU Penn ESE PhD students seminar organizer Judge, Research Experience for Undergraduates, University of Pennsylvania			
TEACHING ASSISTANT	• SoC Architecture (ESE5320), University of Pennsylvania Fall 2021, Fall 2022 - Co-authored homework labs on multi-core, SIMD, HW acceleration, HLS, Xilinx Vitis - Held C/exam review sessions and weekly office hours for the graduate level course (20-40 students) - TA rating for Fall 2022: 3.74/4, the highest of all 7 offerings of the course's history				
	 Mathematical Foundations of Electrical Engineering (18-202), CMU Structure and Design of Digital Systems (18-240), CMU Fall 2014 Spring 2014 				
SKILLS	Hardware Software		itis HLS, Quartus, HDL Simulation tools, OpenCL Γorch, scikit-learn, Tcl		
Relevant Courses	Computer A	rchitecture	Computer Organization SoC Architecture Advanced Computer Arch (GPII) Big Data Analytic	29	

Advanced Computer Arch. (GPU)

Big Data Analytics

Courses

 $\ensuremath{\mathrm{HW/SW}}$ Co-Design for ML