## Dongjoon(DJ) Park

R315, 200 South 33rd Street, Philadelphia, PA, USA

moon5756@gmail.com

215-240-2547

https://dj-park.github.io/

Updated: March 15, 2024

EDUCATION

#### Ph.D. in ESE, University of Pennsylvania

Aug'16-Jul'18, Aug'21-Present

Advisor: Prof. André DeHon

Research Interests: FPGA design methodology, Tools/CAD for FPGAs, Hardware Acceleration

## B.S. in ECE, Carnegie Mellon University

Aug'12-Dec'15

Recipient of David Tuma Project Award – Best ECE Capstone Project Award Graduated with University Honors

ACADEMIC RESEARCH

## Software-like Incremental Refinement on FPGA [1]

Feb'23-Present

Advisor: Prof. André DeHon, University of Pennsylvania

- Proposed a fast incremental refinement strategy for FPGA designs that resembles SW compilation
- Designed a runtime bottleneck identification for HLS dataflow designs using FIFO full/empty counters
- Created a multi-clock system with a NoC (400MHz) and compute kernels (200-400MHz)
- $\bullet$  Accelerated design tuning time by 1.3–2.7× while improving application latency by 2.2–12.7×

## Network-on-a-Chip (NoC) on FPGA [3]

Sep'22-Jan'23

Advisor: Prof. André DeHon, University of Pennsylvania

- Designed a novel asymmetric Butterfly Fat Tree NoC in Verilog that excels in unbalanced traffic
- Analyzed throughput and worst case latency in realistic graph workloads and synthetic traffic patterns
- ullet Achieved up to 76% more throughput than existing Butterfly Fat Tree NoC with the similar resource usage

## Parallel FPGA Compilation using Hierarchical Partial Reconfiguration [4]

Jan'22-Aug'22

Advisor: Prof. André DeHon, University of Pennsylvania

- $\bullet$  Open-sourced the Makefile/Python/Tcl based FPGA's parallel compilation framework (link)
- Provided flexibility in sizes of compile slots for parallel FPGA compilations, utilizing Xilinx Nested DFX
- $\bullet$  Only 2–5 min to compile realistic benchmarks, from HLS to bitstream (2.2–5.3× speedup over Xilinx Vitis)

# Accelerating FPGA Compilation using NoC and Partial Reconfiguration [6][7] May'17-Aug'18 Advisor: Prof. André DeHon, University of Pennsylvania

- Designed packet parser, reassembly buffer, and FIFO modules in Verilog for the NoC interface
- Analyzed Xilinx Vivado's compile speed with case studies and revealed the limitations of the vendor tool
- Showed 4.5× speedup in PnR time over Xilinx Vivado's compilation with a divide-and-conquer approach

## Detecting Voltage Anomalies in Scan-Testing Environment on FPGA

Dec'14-Oct'15

Advisor: Prof. Shawn Blanton, CMU

- Implemented a synthesizable, fine-grained voltage sensor on FPGA using carry chains and latches
- Analyzed voltage activities for three different ISCAS'89 circuits in at-speed scan testing environment

Industry Experience

## AMD, San Jose, CA, USA

(incoming) May'24-Aug'24

(incoming) FPGA Architecture Intern

## AnaPass, South Korea

Jul'20–Jul'21

SoC Engineer (in fulfilment of military service)

• RTL verification of Timing Controller IP for Samsung Tablet display

## Korea Advanced Institute of Science and Technology (KAIST), South Korea

Aug'18-Jul'20

Research Engineer (in fulfilment of military service)

• Projects on Radar-based fall detector, FPGA-based beamforming system, IQ imbalance calibration

#### CoMira Solutions, Pittsburgh, PA, USA

Jun'14-Aug'14

Hardware Engineering Intern

• Optimized hardware implementation of CRC in area and timing using a table-based approach

## Course Projects

## HW/SW co-design for VGG16, University of Pennsylvania

Nov'21-Dec'21

- Designed a systolic array based FPGA acceleration kernel for 2D convolution function using HLS
- Integrated multiple FPGA kernels (on AWS EC2 F1) with PyTorch using C++ extension
- Demonstrated 11–14.8× performance improvement over the SW baseline of 2D convolution (report link)

Publications	REFINE: Runtime Execution Feedback for INcremental Evolution on FPGA Designs  D. Park, A. DeHon  ACM Int. Symp. on Field-Programmable Gate Arrays (FPGA), 2024 – (acceptance rate: 22.5%)	
	[2] ExHiPR: Extended High-level Partial Reconfiguration for Fast Incremental FPGA Compiler Y. Xiao, <b>D. Park</b> , Z. Niu, A. Hota , A. DeHon ACM Transactions on Reconfigurable Technology and Systems ( <b>TRETS</b> ), 2024	ation
	[3] Asymmetry in Butterfly Fat Tree FPGA NoC  D. Park, Z. Yao, Y. Xiao, A. DeHon  IEEE Int. Conf. on Field-Programmable Technology (FPT), 2023	
	[4] Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration  D. Park, Y. Xiao, A. DeHon  IEEE Int. Conf. on Field-Programmable Technology (FPT), 2022 – (acceptance rate: 25.3)	2%)
	[5] HiPR: High-level Partial Reconfiguration for Fast Incremental FPGA Compilation Y. Xiao, A. Hota, <u>D. Park</u> , A. DeHon IEEE Int. Conf. on Field-Programmable Logic and Applications ( <b>FPL</b> ), 2022 ( <i>Best Paper Candidate</i> : 7.0%)	
	[6] Reducing FPGA Compile Time with Separate Compilation for FPGA Building Blocks Y. Xiao, <u>D. Park</u> , A. Butt, H. Giesen, Z. Han, R. Ding, N. Magnezi, R. Rubin, A. DeHon IEEE Int. Conf. on Field-Programmable Technology ( <b>FPT</b> ), 2019 – (acceptance rate: 25.0	
	<ul> <li>[7] Case for Fast FPGA Compilation using Partial Reconfiguration</li> <li>D. Park, Y. Xiao, N. Magnezi, A. DeHon</li> <li>IEEE Int. Conf. on Field-Programmable Logic and Applications (FPL), 2018</li> </ul>	
Talks	<ul> <li>REFINE: Runtime Execution Feedback for INcremental Evolution on FPGA Decay and AMD - FPGA Architecture team, San Jose, CA, USA (slides)</li> <li>at Altera - FPGA Architecture team, San Jose, CA, USA (slides)</li> <li>at FPGA 2024, Monterey, CA, USA (talk video, slides)</li> <li>Asymmetry in Butterfly Fat Tree FPGA NoC</li> <li>at FPT 2023, Yokohama, Japan (virtual) (talk video, slides)</li> <li>Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration</li> <li>at FPT 2022, Hong Kong (talk video, slides)</li> <li>at ESE PhD seminar, University of Pennsylvania, Philadelphia, PA, USA (slides)</li> <li>High-level Partial Reconfiguration for Fast Incremental FPGA Compilation</li> <li>at FPL 2022, Belfast, Northern Ireland (slides)</li> <li>Case for Fast FPGA Compilation using Partial Reconfiguration</li> <li>at FPL 2018, Dublin, Ireland (slides)</li> </ul>	Mar'24 Mar'24 Mar'24 Dec'23
Awards/ Service	<ul> <li>Student Recognition Award, University of Pennsylvania</li> <li>Best Presentation Award, Penn ESE PhD seminar (F2022-S2023)</li> <li>Samsung Electronics Global Fellowship with post-graduation employment offer</li> <li>Best Paper Candidate, FPL2022</li> <li>PhD Fellowship, University of Pennsylvania</li> <li>Best ECE Capstone Project Award (Project: Neural Networks on FPGA), CMU</li> <li>University Honors, CMU</li> <li>Penn ESE PhD students seminar organizer</li> <li>Judge, Research Experience for Undergraduates, University of Pennsylvania</li> </ul>	Apr'23 Apr'23 Oct'22 Aug'22 Aug'16 May'16 May'16 Feb'23-Dec'23 Aug'23
TEACHING ASSISTANT	• SoC Architecture (ESE5320), University of Pennsylvania Fall  - Co-authored homework labs on multi-core, SIMD, HW acceleration, HLS, Xilinx Vitis  - Held C/exam review sessions and weekly office hours for the graduate level course (20-40  - TA rating for Fall 2022: 3.74/4, the highest of all 7 offerings of the course's history	2021, Fall 2022 students)
	<ul> <li>Mathematical Foundations of Electrical Engineering (18-202), CMU</li> <li>Structure and Design of Digital Systems (18-240), CMU</li> </ul>	Fall 2014 Spring 2014

SKILLS **Hardware** Verilog, Vivado, Vitis HLS, Quartus, HDL Simulation tools, OpenCL **Software** C++, Python, PyTorch, scikit-learn, Tcl, Shell scripting