# REFINE: Runtime Execution Feedback for INcremental Evolution on FPGA Designs

Dongjoon(DJ) Park, André DeHon

Implementation of Computation Group University of Pennsylvania





Quickly test the current design on HW

Analyze the results

# REFINE: Runtime Execution Feedback for INcremental Evolution on FPGA Designs

Select the next design point

Dongjoon(DJ) Park, André DeHon


Implementation of Computation Group University of Pennsylvania





# Story

- Problem: FPGA design optimization is challenging
  - Don't have good visibility into performance/bottlenecks of HW design
  - Design iterations are slow due to long FPGA compile times
- Goal: Make FPGA more like SW
  - Profiling: Bottleneck identification based on FIFO full/empty counters
  - Fast Separate Incremental Refinement strategy for FPGA designs



# Story

- Problem: FPGA design optimization is challenging
  - Don't have good visibility into performance/bottlenecks of HW design
  - Design iterations are slow due to long FPGA compile times
- Goal: Make FPGA more like SW
  - Profiling: Bottleneck identification based on FIFO full/empty counters
  - Fast Separate Incremental Refinement strategy for FPGA designs
- What our framework will deliver
  - Identifies the bottleneck of the application along with the fast separate compilation
    - → SW-like FPGA development
- Result
  - Reduces design tuning time by 1.3~2.7× compared to
    Vivado's monolithic flow while achieving same performance



## **Table of Contents**

- Motivation
- Background
- Idea
- Evaluation
- Conclusion




## **Table of Contents**

- Motivation
- Background
- Idea
- Evaluation
- Conclusion




- How's SW development?
  - 1) Parallel compile, Incremental Refinement






- How's SW development?
  - 1) Parallel compile, Incremental Refinement






- How's SW development?
  - 1) Parallel compile, Incremental Refinement






- How's SW development?
  - 1) Parallel compile, Incremental Refinement





- How's SW development?
  - 1) Parallel compile, Incremental Refinement






- How's SW development?
  - 1) Parallel compile, Incremental Refinement
  - 2) Rich profiling tools


SW engineers can easily profile the application to investigate where the application spent its time on.



- How's SW development?
  - 1) Parallel compile, Incremental Refinement
  - 2) Rich profiling tools
- How's current HW development?
  - 1) Parallel compile? Incremental Refinement?




HLS dataflow design connected with




- Q. Can we compile each function in parallel?
- A. No, a design is *monolithically* compiled
- → Tool tries to optimize the entire design
- → Long compile time



- How's SW development?
  - 1) Parallel compile, Incremental Refinement
  - 2) Rich profiling tools
- How's current HW development?
  - 1) Parallel compile? Incremental Refinement?







Q. Can we recompile only the changed part?



- How's SW development?
  - 1) Parallel compile, Incremental Refinement
  - 2) Rich profiling tools
- How's current HW development?
  - 1) Parallel compile? Incremental Refinement?






Q. Can we recompile only the changed part?

Something like this!



- How's SW development?
  - 1) Parallel compile, Incremental Refinement
  - 2) Rich profiling tools
- How's current HW development?
  - 1) Parallel compile? Incremental Refinement?




Q. Can we recompile only the changed part?


A. No, the entire design is monolithically recompiled

→ Long compile time



- How's SW development?
  - 1) Parallel compile, Incremental Refinement
  - 2) Rich profiling tools
- How's current HW development?
  - 1) Parallel compile? Incremental Refinement?
  - 2) Profiling?





Q. How do we know which module to refine next?

A. It's difficult to identify the bottleneck

→ Lack of visibility on the inner state of the HW design




## **Table of Contents**

- Motivation
- Background
- Idea
- Evaluation
- Conclusion




# Background


- Fast separate compilation using NoC and Partial Reconfig.(PR)<sup>[1]</sup>
  - Parallel compile, incremental compile for FPGA designs



## Background

- Fast separate compilation using NoC and Partial Reconfig.(PR)<sup>[1]</sup>
  - Parallel compile, incremental compile for FPGA designs





## **Table of Contents**

- Motivation
- Background
- Idea
- Evaluation
- Conclusion



### Idea

- 1) Fast separate incremental refinement strategy on FPGA designs
- 2) Profiling
  - → Bottleneck identification using FIFO counters
- 3) Incremental refinement
  - → Separate compilations in parallel using NoC and Partial Reconfiguration (PR)
  - → Enhancements to the previously proposed framework



## Idea


- 1) Fast separate incremental refinement strategy on FPGA designs
- 2) Profiling
  - → Bottleneck identification using FIFO counters
- 3) Incremental refinement
  - → Separate compilations in parallel using NoC and Partial Reconfiguration (PR)
  - → Enhancements to the previously proposed framework



## Idea – Incremental refinement strategy

- NoC-based system
  - Pro: Faster compile
    - Parallel, incremental
  - Con: NoC overhead
    - Area, Bandwidth


- Monolithic system
  - Pro: No NoC overhead
  - Con: Slow compile





## Idea – Incremental refinement strategy

- Idea: Fast incremental refinement strategy
  - Start with the NoC-based system
  - Identify the bottleneck and select the next design point
  - When a design can't be improved in the NoC-based system, (e.g. not enough area in PR page, design space is all explored) migrate to the **monolithic** system
  - Continue to identify the bottleneck and select the next design point






## Idea

- 1) Fast separate incremental refinement strategy on FPGA designs
- 2) Profiling
  - → Bottleneck identification using FIFO counters
- 3) Incremental refinement
  - → Separate compilations in parallel using NoC and Partial Reconfiguration (PR)
  - → Enhancements to the previously proposed framework



## Recall! C-based system


- Pro: Faster compile
  - Parallel, incremental
- Con: NoC overhead
  - Area, Bandwidth
- Monolithic system
  - Pro: No NoC overhead
  - Con: Slow compile






## Recall! C-based system

- Pro: Faster compile
  - Parallel, incremental
- Con: NoC overhead
  - Area, Bandwidth
- Monolithic system
  - Pro: No NoC overhead
  - Con: Slow compile























- Use FIFO counters to identify
- 1) bottleneck operator
- → embedded in both NoC system, monolithic system



→ Op with the least stall counts may be the bottleneck




- Use FIFO counters to identify
- 1) bottleneck operator
- → embedded in both NoC system, monolithic system



→ Op with the least stall counts may be the bottleneck

#### 2) NoC bandwidth bottleneck


→ embedded in only NoC system



- Harms application performance
- Wrong bottleneck operator can be identified




- Use FIFO counters to identify
- 1) bottleneck operator
- → embedded in both NoC system, monolithic system



→ Op with the least stall counts may be the bottleneck

- 2) NoC bandwidth bottleneck
- → embedded in only NoC system



If A's Output FIFO's full ↑ && B's Input FIFO's full ↓

→ NoC bandwidth may be the bottleneck




## Idea


- 1) Fast separate incremental refinement strategy on FPGA designs
- 2) Profiling
  - → Bottleneck identification using FIFO counters
- 3) Incremental refinement
  - → Separate compilations in parallel using NoC and Partial Reconfiguration (PR)
  - → Enhancements to the previously proposed framework



# Idea – Enhancements in NoC-based system


Use Fast&Flexible/FPT'22<sup>[1]</sup>'s separate compilation framework





# Idea – Enhancements in NoC-based system


- Use Fast&Flexible/FPT'22<sup>[1]</sup>'s separate compilation framework
- This work enhances [1]'s NoC-based system
  - Mitigate NoC bandwidth bottleneck
    - Use multiple NoC interfaces





# Idea – Enhancements in NoC-based system


- Use Fast&Flexible/FPT'22<sup>[1]</sup>'s separate compilation framework
- This work enhances [1]'s NoC-based system
  - Mitigate NoC bandwidth bottleneck
    - Use multiple NoC interfaces
  - Support for multiple clock frequencies for each op
    - NoC runs @ 400MHz,
    - Operators run @ 200~400MHz





# Idea - Enhancements in NoC-based system

- Use Fast&Flexible/FPT'22<sup>[1]</sup>'s separate compilation framework
- This work enhances [1]'s NoC-based system
  - Mitigate NoC bandwidth bottleneck
    - Use multiple NoC interfaces
  - Support for multiple clock frequencies for each op
    - NoC runs @ 400MHz,
    - Operators run @ 200~400MHz
  - Page assignment based on recursive graph-bipartitioning
    - Reduce traffic over NoC
  - Other enhancements detailed in the paper




## **Table of Contents**

- Motivation
- Background
- Idea
- Evaluation
- Conclusion



- Profiling and fast separate compilation framework allow the developer/tools to quickly iterate:
  - Refine the design
  - Get updated performance and bottleneck




<Fast Incremental Refinement strategy>

- Design Space Exploration (DSE) case study
  - Observe application performance improvement with bottleneck identification
  - Compare design tuning time of our fast incremental refinement strategy vs monolithic-only flow




Design Space Exploration (DSE) case study



<Automated DSE experiment overview>

- AMD Vitis, Vitis HLS, Vivado, 2022.1
- AMD Ryzen 5950X, 16 core, 32 threads
- 128 GB RAM
- AMD ZCU102, UltraScale+ ZU9EG




<NoC-based system overlay>

Orange: NoC

Cyan: pipeline regs (placed near PR pages)









Design Space Exploration time (seconds)

Monolithic systemX NoC-based system









Design Space Exploration time (seconds)

Monolithic systemX NoC-based system







- Reduce tuning time by 1.3~2.7× while improving application latency by 2.2~12.7×
- Full results in the paper



## **Table of Contents**

- Motivation
- Background
- Idea
- Evaluation
- Conclusion



#### Conclusion

#### SW development

- Rich profiling tools
- Incremental refinement: secs, mins of compile cycles

#### SW-like FPGA development

- Bottleneck identification using FIFO counters to profile the HW design
- Fast incremental refinement strategy
  - Starts with the NoC-based system: 2~3 min of compile cycles
  - Migrates to the monolithic system: longer compile cycles
  - Results: DSE case studies
    - Monolithic-only: 2~5 hrs
    - Our strategy: 1~2 hrs (1.3-2.7x faster),
      achieving same quality final monolithic design





