## **Performance Evaluation**

Clock period: Length of clock cycle in ps  $(10^{-10})$ 

Clock Rate: Clock cycles every second in GHz  $\frac{1}{clock \ period}$ 

CPU time =  $I * CPI * C = \frac{(I)(CPI)}{CR}$ 

I is the amount of instructions and CPI is the clock cycles per instruction. C is clock period

More formally, **spatial locality** means the data with nearby addresses tend to be used (referenced) close together in time, such as the array elements; **temporal locality** means recently referenced data are likely to be referenced again in the near future, such as sum in our example.

C: Capacity of Cache

C = S \* E \* B bytes

S = number of Sets

 $s = \lg(S)$ : number of bits for set

B = number of blocks


b = lg(B): number of bits for offset

E = number of lines per set

t = remaining bits for tag

m = total bits in address

Cache type What's cached? Where is it cached? Managed by Registers 4-8 bytes words CPU core Compiler On-Chip TLB Hardware MMU L1 cache 64-byte blocks On-Chip L1 Hardware 64-byte blocks Hardware L2 cache On-Chip L2 4KB pages Virtual memor Main memory 102 Hardware + OS  $10^{2}$ Buffer cache Parts of files Main memor OS Disk firmware Disk cache Disk sectors Disk controlle Network buffer cache Parts of files Local disk  $10^{7}$ Web browser 107 Browser cache Web browser Web pages Local disk 109 Web proxy server Remote server disks



Direct mapped: E = 1N-Way Associative: E = NFully Associative: S = 1

We have two ways to deal with write hit:

 Write-through: writes directly to the main memory as well as the cache;


CPU

words

 Write-back: updates the cache only first, and only updates the main memory when the line is replaced.

We also have two ways to deal with write miss

- Write-allocate: copy the line into the cache from the main memory first, and then update the data in the cache;
- No-write-allocate: writes straight to the main memory without loading into the cache first.




## Virtual Memory

Bits n-1..p+t | Bits p+t-1..p

Virtual Address: Address received by cache from MMU which is a real memory address Translation:

TI D to	TT D : 1	Vistoral server offerst (VIDO)					
TLB tag	TLB index	Virtual page offset (VPO)					
Virtual page number (VPN)  VPO = PPO							
TLB							
line 0 v tag	Page table entry	line 1 line E-1 set 0					
line 0 v tag	Page table entry	line 1 line E-1 set 1					
	:						
line 0 v tag	Page table entry	line 1 line E-1 set T-1					
time of v tag	ruge table entry	une i une e i secti					

Bits p-1..0



Virtual pages are smaller pieces of programs virtual memory space

Virtual memory is used since not all memory can be loaded at once.

Page hit if virtual memory address is mapped Page fault if not possible

MMU gets virtual address and makes it physical address

TLB is special cache for pages that is stored in MMU


In an 8-way associative cache with 24 double-word blocks, where 16 bits are used for memory addresses. The cache is byte-addressed.

 To start off, we need to figure out the relevant information and fill in the cache table:



m C B E S t s b

In an 8-way associative cache with 24 double-word blocks, where 16 bits are used for memory addresses. The cache is byte-addressed.



		В					
16	192	8	8	3	11	2	3

Data	# bits			
nibble	4			
byte	8			
half word	16			
word	32			
double word	64			
quadword	64			