Dylan Faulhaber | CS 382-A | End-Term Exam Reference Sheet | 12/13/23


Digital Logic

Clock cycles begin on rising edge and gates provide delay Combinational Logic: Adders, Multiplexor

> 1 0 1


1

1 0




Resetting

Setting Metastable/Error



Multiplexor: to have more inputs must have lg N number of switch signal bits where N is the number of inputs



Allows for output to change only when C is on the rising edge

1st Register


1st Register

Target Register
B: Rt = 00000
BL: Rt = 11110
RET: Rt = 11110

Destination Registe

Destination Register

111000



10

10

10

00

01

ADD 10

LDR


RET


X0,[X1,2

0000

0001

0111





11 1000 ALUout = inputA & inputB(set Z) ALUout = inputA + inputB (set Z) Sequential X0,[X1,24 IF ID EX ME WE X0.[X1.24] IF ID EX ME WB Pipeline

ALUout = inputA & inputB

ALUout = inputA | inputB

ALUout = inputA + inputB

pass inputB, i.e., ALUout = inputB

- 1. (IF) Instruction Fetching: the instruction is obtained from memory;
- 2. (ID) Instruction Decoding: the fetched instruction will pass different fields to different data signals, and the opcode will be used for converting into control signals. Register data will also be read;
- 3. (EX) Execution: ALU will perform the operation based on the decoded instruction, and produce the result;
- (ME) Memory Access: Sending data to memory or reading data from memory:
- 5. (WB) Writing Back: Write result back to register.

In none Pipe:

CC: sum of all stages Latency: sum of all stages

In Pipelined:

CC: length of longest stage Latency: number of stages multiplied by the CC

Performance Evaluation


Clock period: Length of clock cycle in ps (10^{-10})

Clock Rate: Clock cycles every second in GHz $\frac{1}{clock \ period}$

CPU time = $I * CPI * C = \frac{(I)(CPI)}{CR}$

I is the amount of instructions and *CPI* is the clock cycles per instruction. *C* is clock period _____

More formally, **spatial locality** means the data with nearby addresses tend to be used (referenced) close together in time, such as the array elements; **temporal locality** means recently referenced data are likely to be referenced again in the near future, such as sum in our example.



C = S * E * B bytes

S = number of Sets

 $s = \lg(S)$: number of bits for set


B = number of blocks


b = lg(B): number of bits for offset

E = number of lines per set

t = remaining bits for tag

m = total bits in address





Direct mapped: E = 1N-Way Associative: E = NFully Associative: S = 1

 $Miss\ rate = \frac{(number\ of\ caches\ missed)}{total\ number\ of\ references}$



Virtual Memory

Bits n-1..p+t

Virtual Address: Address received by cache from MMU which is a real memory address Translation:

Bits p+t-1..p

TLB tag	TLB index	Virtual page offset (VPO)				
VPO = PPO						
	TL	В				
line 0 v tag	Page table entry	line 1 line E-1 set 0				
line 0 v tag	Page table entry	line 1 line E-1 set 1				
ŧ						
line 0 v tag	Page table entry	line 1 line E-1 set T-1				

Bits p-1..0

We have two ways to deal with write hit:


 Write-through: writes directly to the main memory as well as the cache;

CPU

 Write-back: updates the cache only first, and only updates the main memory when the line is replaced.

We also have two ways to deal with write miss:

- Write-allocate: copy the line into the cache from the main memory first, and then update the data in the cache;
- No-write-allocate: writes straight to the main memory without loading into the cache first.



Virtual pages are smaller pieces of programs virtual memory space

Virtual memory is used since not all memory can be loaded at once.

Page hit if virtual memory address is mapped Page fault if not possible

MMU gets virtual address and makes it physical address

TLB is special cache for pages that is stored in MMU


In an 8-way associative cache with 24 double-word blocks, where 16 bits are used for memory addresses. The cache is byte-addressed.

 To start off, we need to figure out the relevant information and fill in the cache table:



	C	В	E	5	t	5	b
16		8	8	3			

In an 8-way associative cache with 24 double-word blocks, where 16 bits are used for memory addresses. The cache is byte-addressed.



		В					
16	192	8	8	3	11	2	3

Data	# bits
nibble	4
byte	8
half word	16
word	32
double word	64
quadword	64