

								Note
ank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	IO Performance	E144 (2)
	VREFB1N0	10			DIFFIO RX L1n	DIFFOUT_L1n	Low Speed	+
	VREFB1N0	10			DIFFIO RX L2n	DIFFOUT_L2n	Low Speed	+
	VREFB1N0	10			DIFFIO RX L1p	DIFFOUT L1p	Low Speed	+
	VREFB1N0	IO			DIFFIO RX L2p	DIFFOUT_L2p	Low_Speed	
	VREFB1N0	10			DIFFIO_RX_L3n	DIFFOUT_L3n	Low_Speed	
	VREFB1N0	10			DIFFIO RX L4n	DIFFOUT L4n	Low Speed	
	VREFB1N0	10			DIFFIO_RX_L3p	DIFFOUT_L3p	Low_Speed	
\	VREFB1N0	10			DIFFIO_RX_L4p	DIFFOUT_L4p	Low_Speed	
3	VREFB1N0	10		JTAGEN	DIESIO DV I H	DIESOUT LE		
3	VREFB1N0 VREFB1N0	10	VREFB1N0	IMS	DIFFIO_RX_L7n	DIFFOUT_L7n	Low_Speed	
3	VREFB1N0	10	VREFBTNU	TCK	DIFFIO RX L7p	DIFFOUT L7p	Low Speed	_
3	VREFB1N0	10		TDI	DIFFIO RX L8n	DIFFOUT_L8n	Low Speed	_
3	VREFB1N0	IO		TDO	DIFFIO RX L8p	DIFFOUT L8p	Low_Speed	
	VREFB1N0	IO			DIFFIO RX L10n	DIFFOUT L10n	Low Speed	
1	VREFB1N0	10			DIFFIO_RX_L10p	DIFFOUT_L10p	Low_Speed	
	VREFB1N0	10			DIFFIO_RX_L12n	DIFFOUT_L12n	Low_Speed	
	VREFB1N0	10			DIFFIO RX L12p	DIFFOUT L12p	Low Speed	
2	2 VREFB2N0	10	CLK0n		DIFFIO_RX_L14n	DIFFOUT_L14n	High_Speed	_
	2 VREFB2N0 2 VREFB2N0	10	CLK0p		DIFFIO_RX_L14p DIFFIO_RX_L16n	DIFFOUT_L14p	High_Speed	
		IO	CLK1n CLK1p		DIFFIO RX L16n	DIFFOUT L16n	High Speed	
	2 VREFB2N0 2 VREFB2N0	10	VREFB2N0		DIFFIO RX LIBP	DIFFOUT L16p	High Speed	
	2 VREFB2N0	IO	PLL L CLKOUTn		DIFFIO RX L19n	DIFFOUT L19n	High Speed	+
2	2 VREFB2N0	IO	PLL L CLKOUTp		DIFFIO_RX_L19p	DIFFOUT_L19p	High_Speed	1
- 3	3 VREFB3N0	IO			DIFFIO_TX_RX_B1n	DIFFOUT_B1n	High_Speed	1
	3 VREFB3N0	IO			DIFFIO RX B2n	DIFFOUT B2n	High Speed	
3	VREFB3N0	IO			DIFFIO_TX_RX_B1p	DIFFOUT_B1p	High_Speed	
	3 VREFB3N0	10			DIFFIO RX B2p	DIFFOUT_B2p	High Speed	
3	3 VREFB3N0	10			DIFFIO TX RX B3n	DIFFOUT B3n	High Speed	
- 3	VREFB3N0	10	<del> </del>		DIFFIO_TX_RX_B3p	DIFFOUT_B3p	High_Speed	+
3	3 VREFB3N0 3 VREFB3N0	IO IO	-		DIFFIO_TX_RX_B5n DIFFIO_RX_B6n	DIFFOUT_B5n DIFFOUT_B6n	High_Speed High Speed	+
-	3 VREFB3N0	10			DIFFIO TX RX B5p	DIFFOUT_B5p	High_Speed	_
	3 VREFB3N0	10	+		DIFFIO RX B6p	DIFFOUT_B6p	High_Speed	+
	3 VREFB3N0	10			DIFFIO TX RX B7n	DIFFOUT B7n	High Speed	-
	3 VREFB3N0	IO			DIFFIO RX B8n	DIFFOUT_B8n	High_Speed	
	3 VREFB3N0	10			DIFFIO_TX_RX_B7p	DIFFOUT_B7p	High_Speed	
	3 VREFB3N0	10			DIFFIO RX B8p	DIFFOUT B8p	High Speed	
	3 VREFB3N0	IO	VREFB3N0					
	3 VREFB3N0	IO			DIFFIO_TX_RX_B12n	DIFFOUT_B12n	High_Speed	
	3 VREFB3N0	10			DIFFIO RX B13n	DIFFOUT B13n	High Speed	_
3	3 VREFB3N0 3 VREFB3N0	IO IO			DIFFIO_TX_RX_B12p DIFFIO_RX_B13p	DIFFOUT_B12p DIFFOUT_B13p	High_Speed High_Speed	
	3 VREFB3N0	IO			DIFFIO_RX_B13p DIFFIO_TX_RX_B14n	DIFFOUT B14n	High Speed	+
	3 VREFB3N0	IO			DIFFIO TX RX B14n	DIFFOUT_B14p	High_Speed	_
	3 VREFB3N0	10			DIFFIO TX RX B16n	DIFFOUT B16n	High Speed	+
3	3 VREFB3N0	10			DIFFIO RX B17n	DIFFOUT B17n	High Speed	
3	3 VREFB3N0	10			DIFFIO_TX_RX_B16p	DIFFOUT_B16p	High_Speed	
	3 VREFB3N0	10			DIFFIO_RX_B17p	DIFFOUT_B17p	High_Speed	
	VREFB5N0	10			DIFFIO RX R1p	DIFFOUT R1p	High Speed	_
	VREFB5N0	10			DIFFIO_RX_R2p	DIFFOUT_R2p	High_Speed	_
	5 VREFB5N0 5 VREFB5N0	IO IO			DIFFIO_RX_R1n DIFFIO_RX_R2n	DIFFOUT_R1n DIFFOUT_R2n	High_Speed High Speed	
	VREFB5N0	10			DIFFIO RX R2n DIFFIO RX R3p	DIFFOUT R2n	High Speed	-
	VREERSNO	10			DII 110_RX_RSp	DITTOOT_KSP	Tilgit_Speed	+
	VREFB5N0	10			DIFFIO RX R3n	DIFFOUT R3n	High Speed	+
į	VREFB5N0	10	VREFB5N0				gp-500	
	VREFB5N0	IO	<u> </u>		DIFFIO_RX_R6p	DIFFOUT_R6p	High_Speed	<u> </u>
Ę	VREFB5N0	IO			DIFFIO RX R7p	DIFFOUT R7p	High Speed	
	VREFB5N0	10			DIFFIO RX R6n	DIFFOUT R6n	High_Speed	
	VREFB5N0	IO			DIFFIO_RX_R7n	DIFFOUT_R7n	High_Speed	
	VREFB6N0	10	CLK2p		DIFFIO RX R10p	DIFFOUT R10p	High Speed	
	6 VREFB6N0 6 VREFB6N0	10	CLK2n CLK3p		DIFFIO_RX_R10n DIFFIO_RX_R12p	DIFFOUT_R10n DIFFOUT_R12p	High_Speed	4
	S VREFB6N0	10	CLK3p CLK3n	+	DIFFIO_RX_R12p DIFFIO_RX_R12n	DIFFOUT_R12p DIFFOUT_R12n	High_Speed High Speed	
	6 VREFB6N0	IO	DPCLK3	<del> </del>	DIFFIO RX R12h DIFFIO_RX_R16p	DIFFOUT_R16p	High_Speed	+
	6 VREFB6N0	10	VREFB6N0	†	S. HO_IO_RHOP	S OOT_KTOP	gri_Opedu	+
	6 VREFB6N0	IO	DPCLK2		DIFFIO RX R16n	DIFFOUT R16n	High Speed	1
	VREFB6N0	IO			DIFFIO_RX_R17p	DIFFOUT_R17p	High_Speed	
	VREFB6N0	IO			DIFFIO_RX_R18p	DIFFOUT_R18p	High_Speed	
6	VREFB6N0	10			DIFFIO RX R17n	DIFFOUT R17n	High Speed	
6	VREFB6N0	10			DIFFIO_RX_R18n	DIFFOUT_R18n	High_Speed	
	VREFB6N0	10		1	DIFFIO_RX_R21p	DIFFOUT_R21p	High_Speed	
	VREFB6N0	10			DIFFIO RX R21n	DIFFOUT R21n	High Speed	4
			-			DIFFOUT_R23p	High_Speed	+
	6 VREFB6N0 B VREFB8N0	10	+	+	DIFFIO_RX_R23n DIFFIO_RX_T3p	DIFFOUT_R23n DIFFOUT_T3p	High_Speed Low Speed	+
	R VREFB8N0	10		DEV CLRn	DIFFIO RX 13p	DIFFOUT T3p	Low Speed	_
	8 VREFB8N0	10		DEV CERTI	DIFFIO RX T5p	DIFFOUT T5p	Low_Speed	
	B VREFB8N0	10			DIFFIO RX T5n	DIFFOUT T5n	Low Speed	1
8	VREFB8N0	IO	VREFB8N0					1
8	3 VREFB8N0	10		CONFIG_SEL				
3	VREFB8N0	IO						
	VREFB8N0	Input_only		nCONFIG				
	VREFB8N0	10			DIFFIO RX T7p	DIFFOUT T7p	Low_Speed	
	R VRFFB8N0	10			DIFFIO RX T8p	DIFFOUT T8p	Low Speed	
8	B VREFB8N0	10			DIFFIO_RX_T7n DIFFIO_RX_T8n	DIFFOUT_T7n DIFFOUT_T8n	Low_Speed Low Speed	



nk Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	IO Performance	E144 (2)
	8 VREFB8N0	IO			DIFFIO RX T9p	DIFFOUT_T9p	Low_Speed	
	8 VREFB8N0	10			DIFFIO_RX_T10p	DIFFOUT_T10p	Low Speed	
	8 VREFB8N0	IO		CRC ERROR	DIFFIO RX T9n	DIFFOUT T9n	Low Speed	
	8 VREFB8N0	IO			DIFFIO RX T10n	DIFFOUT T10n	Low Speed	
	8 VREFB8N0	IO		nSTATUS	DIFFIO_RX_T11p	DIFFOUT_T11p	Low Speed	
	8 VREFB8N0	IO			DIFFIO RX T12p	DIFFOUT T12p	Low Speed	
	8 VREFB8N0	IO		CONF_DONE	DIFFIO RX T11n	DIFFOUT_T11n	Low Speed	
	8 VREFB8N0	IO			DIFFIO_RX_T12n	DIFFOUT_T12n	Low Speed	
	8 VREFB8N0	IO			DIFFIO RX T13p	DIFFOUT T13p	Low Speed	_
	8 VREFB8N0	IO			DIFFIO_RX_T14p	DIFFOUT_T14p	Low_Speed	_
	8 VREFB8N0	10			DIFFIO_RX_T13n	DIFFOUT_T13n	Low_Speed	_
	8 VREFB8N0	10			DIFFIO RX T14n	DIFFOUT T14n	Low Speed	_
	O VICEI DOI 40	GND			BITTIO TOX TT4II	Bill Col 114ii	Eow opeca	
	+	GND					-	_
	_	GND						
	+	GND	+					
	+		+				<del></del>	
		GND						
	-	GND						_
	-	GND						_
	_	GND						
		GND						
		GND						
		GND						
		GND						
		GND						
		GND						
		VCCIO1						
		VCCIO1						
		VCCIO2						
		VCCIO3						
		VCCIO3						
		VCCIO3						
		VCCIO5						-
		VCCIO6						_
		VCCIO6						_
	+	VCCIO8					+	
	+	VCCIO8					+	
	+	VCCIO8					-	_
	+	VCCA1					-	_
	_	VCCA1						
	_							
	-	VCCA3						
		VCCA4						
		VCCA5						_
		VCC_ONE						_
		VCC ONE						
		VCC_ONE						
		VCC ONE						
		VCC ONE						
		VCC_ONE						
		VCC_ONE						
		VCC ONE						
		VCC_ONE						
		VCC_ONE	_					
	1	VCC ONE				İ	i	
		VCC_ONE	İ					

Notes:
(1) For more information about pin definition and pin connection guidelines, refer to the Intel MAX 10 FPGA Device Family Pin Connection Guidelines.
(2) The E144-pin package has an exposed ground pad at the bottom of the package. The exposed ground pad is used for electrical connectivity and not for thermal purposes. You must connect the exposed ground pad to the ground plane of the PCB.



								Note (1)
Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	IO Performance	M153
1A	VREFB1N0	IO			DIFFIO_RX_L1n	DIFFOUT_L1n	Low Speed	D2
A A	VREFB1N0	IO			DIFFIO_RX_LIII	DIFFOUT_L2n		C1
A	VREFB1N0	10			DIFFIO RX L1p	DIFFOUT L1p		C2
A	VREFB1N0	10			DIFFIO RX L2p	DIFFOUT_L2p		B1
A	VREFB1N0	IO			DIFFIO_RX_L3n	DIFFOUT_L3n	Low_Speed	F5
A	VREFB1N0	10			DIFFIO RX L4n	DIFFOUT L4n	Low Speed	E1
A	VREFB1N0	10			DIFFIO_RX_L3p	DIFFOUT_L3p		G5
A	VREFB1N0	10			DIFFIO_RX_L4p	DIFFOUT_L4p		E2
В	VREFB1N0	10		JTAGEN		<del></del>		G7
B B	VREFB1N0	10	VREFB1N0	TMS	DIFFIO_RX_L7n	DIFFOUT_L7n		G1
	VREFB1N0 VREFB1N0	10	VREFB1N0	TCK	DIFFIO RX L7p	DIFFOUT L7p		G2 J1
В	VREFB1N0	10		TDI	DIFFIO RX L/p	DIFFOUT_L8n		H5
В	VREFB1N0	10		TDO	DIFFIO RX L8p	DIFFOUT L8p		H4
В	VREFB1N0	IO		100	DIFFIO RX L10n	DIFFOUT L10n		H3
В	VREFB1N0	IO			DIFFIO RX L10p		Low Speed	J2
В	VREFB1N0	10			DIFFIO_RX_L12n	DIFFOUT_L12n	Low_Speed	L1
В	VREFB1N0	10			DIFFIO RX L12p	DIFFOUT L12p	Low Speed	K2
2	VREFB2N0	10	CLK0n		DIFFIO_RX_L14n	DIFFOUT_L14n		J4
	VREFB2N0	IO .	CLK0p		DIFFIO_RX_L14p	DIFFOUT_L14p		J5
	VREFB2N0	10	CLK1n					K5
2	VREFB2N0	10	CLK1p		DIFFIO RX L16p	DIFFOUT L10p		K4
	VREFB2N0 VREFB2N0	10	DPCLK0 VREFB2N0		DIFFIO_RX_L18n	DIFFOUT_L18n		P1
2	VREFB2N0 VREFB2N0	10	DPCLK1		DIFFIO RX L18p	DIFFOUT_L18p		L4
2	VREFB2N0	IO	DI OLIVI		DITTO_RA_LTOP	DII I COI_LIOP	r iigii_opeeu	R2
	VREFB2N0	10	PLL L CLKOUTn		DIFFIO RX L19n	DIFFOUT L19n		N1
	VREFB2N0	10	PLL_L_CLKOUTp		DIFFIO_RX_L19p	DIFFOUT_L19p	High_Speed	P2
	VREFB3N0	IO			DIFFIO TX RX B1n	DIFFOUT_B1n	High_Speed	M4
3	VREFB3N0	10			DIFFIO RX B2n	DIFFOUT B2n	High Speed	P3
	VREFB3N0	Ю			DIFFIO_TX_RX_B1p			M5
	VREFB3N0	IO			DIFFIO_RX_B2p	DIFFOUT_B2p		R3
	VREFB3N0	10	ļ		DIFFIO TX RX B3n	DIFFOUT B3n		L6
	VREFB3N0 VREFB3N0	10			DIFFIO_RX_B4n DIFFIO_TX_RX_B3p	DIFFOUT_B4n DIFFOUT_B3p		P4 L7
	VREFB3N0 VREFB3N0	10			DIFFIO_IX_RX_B3p			R5
	VREFB3N0	10			DIFFIO TX RX B5n			P6
	VREFB3N0	10			DIFFIO_RX_B6n	DIFFOUT_B6n	High_Speed	R7
	VREFB3N0	IO			DIFFIO TX RX B5p	DIFFOUT B5p	High Speed	P7
	VREFB3N0	IO			DIFFIO RX B6p	DIFFOUT_B6p		P8
3	VREFB3N0	10			DIFFIO_TX_RX_B7n	DIFFOUT_B7n	High_Speed	L8
3	VREFB3N0	10			DIFFIO RX B8n	DIFFOUT B8n	riigir opood	P9
3	VREFB3N0	10			DIFFIO_TX_RX_B7p	DIFFOUT_B7p		M7
	VREFB3N0	10			DIFFIO_RX_B8p	DIFFOUT_B8p		R9
	VREFB3N0 VREFB3N0	10	VREFB3N0		DIFFIO TX RX B9n	DIFFOUT B9n		M8 R11
	VREFB3N0	10	VKEFB3INU		DIFFIO TX RX B9p	DIFFOUT_B9p		N8
3	VREFB3N0	10			DIFFIC TX RX Bap	DITT OUT_BSp	Tilgit Speed	P12
3	VREFB3N0	IO			DIFFIO TX RX B10n	DIFFOUT B10n	High_Speed	R14
	VREFB3N0	IO			DIFFIO TX RX B10p			P15
3	VREFB3N0	10			DIFFIO TX RX B12n	DIFFOUT B12n	High Speed	L9
3	VREFB3N0	10			DIFFIO_TX_RX_B12p	DIFFOUT_B12p		M9
3	VREFB3N0	10			DIFFIO_TX_RX_B14n	DIFFOUT_B14n		L10
	VREFB3N0	IO			DIFFIO TX RX B14p			M11
	VREFB3N0	10			DIFFIO_TX_RX_B16n	DIFFOUT_B16n		P14 R13
								M12
5	VREFB5N0 VREFB5N0	10			DIFFIO_RX_R1p DIFFIO_RX_R2p	DIFFOUT_R1p DIFFOUT_R2p		N15
5	VREFB5N0	10	<b>†</b>		DIFFIO RX R1n	DIFFOUT_R1n		L11
	VREFB5N0	10			DIFFIO RX R2n			N14
	VREFB5N0	10			DIFFIO RX R3p	DIFFOUT_R3p		K11
5	VREFB5N0	10						M14
5	VREFB5N0	10			DIFFIO RX R3n	DIFFOUT R3n		K12
5	VREFB5N0	IO	VREFB5N0		<u> </u>			L15
	VREFB5N0	10	ļ		DIFFIO_RX_R6p	DIFFOUT_R6p		J9 K14
		10	<b></b>			DIFFOUT R7p		
	VREFB5N0 VREFB5N0	10	-		DIFFIO_RX_R6n DIFFIO_RX_R7n	DIFFOUT_R6n DIFFOUT_R7n		J11 J14
6	VREFB6N0	10	CLK2p		DIFFIO_RX_R/fi DIFFIO_RX_R10p		High_Speed High Speed	J14 J12
	VREFB6N0	10	CLK2n		DIFFIO RX R10n			H11
6	VREFB6N0	10	CLK3p		DIFFIO_RX_R12p	DIFFOUT_R12p		H12
	VREFB6N0	IO	CLK3n		DIFFIO RX R12n	DIFFOUT R12n		H13
6	VREFB6N0	10			DIFFIO_RX_R14p	DIFFOUT_R14p	High_Speed	J15
	VREFB6N0	Ю			DIFFIO_RX_R14n	DIFFOUT_R14n	High_Speed	G15
	VREFB6N0	IO	DPCLK3		DIFFIO RX R16p	DIFFOUT R16p	High Speed	G11
	VREFB6N0	10	VREFB6N0		DIEE/O DV D40	DISSOUT DA		E15
	VREFB6N0	10	DPCLK2		DIFFIO_RX_R16n	DIFFOUT_R16n	High_Speed	G12
	VREFB6N0	10			DIEELO DV D470	DIFFOLIT D470	Llink Coord	E14
	VREFB6N0 VREFB6N0	10	<del> </del>		DIFFIO RX R17p DIFFIO RX R18p	DIFFOUT R17p		F11 C15
	VREFB6N0 VREFB6N0	10	<b> </b>					C15 F12
	VREFB6N0	10	<del> </del>		DIFFIO RX R17h	DIFFOUT_R18n		C14
6	VREFB6N0	10	<del> </del>		DIFFIO_RX_R18h	DIFFOUT_R18h	High_Speed High_Speed	E11
	VREFB6N0	10	i		DIFFIO RX R23n	DIFFOUT R23n	High_Opecd	D12
	VREFB8N0	IO			DIFFIO RX_T1p	DIFFOUT_T1p		D11
8	VREFB8N0	IO			DIFFIO RX T2p	DIFFOUT_T2p	Low Speed	B15
	VRFFB8N0	10			DIFFIO RX T1n	DIFFOUT T1n		D10
8	VREFB8N0 VREFB8N0	10			DIFFIO_RX_T2n DIFFIO_RX_T3n	DIFFOUT_T2n	Low_Speed	B14 C8

Pin List M153



Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	IO Borformans	M153
Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated TX/RX Channel	Emulated LVDS Output Channel	IO Performance	M153
	8 VREFB8N0	IO			DIFFIO_RX_T4p	DIFFOUT_T4p	Low_Speed	B13
	8 VREFB8N0	10		DEV_CLRn	DIFFIO_RX_T3n	DIFFOUT_T3n	Low_Speed	B8
	8 VREFB8N0	10			DIFFIO RX T4n	DIFFOUT T4n	Low Speed	A14
	8 VREFB8N0	IO		DEV_OE	DIFFIO_RX_T5p	DIFFOUT_T5p	Low_Speed	E10
	8 VREFB8N0	IO			DIFFIO_RX_T5n	DIFFOUT_T5n	Low_Speed	E9
	8 VREFB8N0	10	VREFB8N0					A13
	8 VREFB8N0	10		CONFIG_SEL				D8
	8 VREFB8N0	10			DIFFIO_RX_T6p	DIFFOUT_T6p	Low_Speed	B12
	8 VREFB8N0	Input only		nCONFIG				E8
	8 VREFB8N0	10			DIFFIO_RX_T6n	DIFFOUT_T6n	Low_Speed	B11
	8 VREFB8N0	IO			DIFFIO RX T7p	DIFFOUT_T7p	Low Speed	B7
	8 VREFB8N0	10			DIFFIO RX T8p	DIFFOUT T8p	Low Speed	A9
	8 VREFB8N0	IO			DIFFIO_RX_T7n	DIFFOUT_T7n	Low_Speed	B6
	8 VREFB8N0	IO			DIFFIO_RX_T8n	DIFFOUT_T8n	Low_Speed	A11
	8 VREFB8N0	10			DIFFIO RX T9p	DIFFOUT T9p	Low Speed	D7
	8 VREFB8N0	10			DIFFIO_RX_T10p	DIFFOUT_T10p	Low_Speed	A7
	8 VREFB8N0	10		CRC_ERROR	DIFFIO_RX_T9n	DIFFOUT_T9n	Low_Speed	E7
	8 VREFB8N0	10			DIFFIO RX T10n	DIFFOUT T10n	Low Speed	A5
	8 VREFB8N0	10		nSTATUS	DIFFIO_RX_T11p	DIFFOUT_T11p	Low_Speed	D6
	8 VREFB8N0	10						B4
	8 VREFB8N0	10		CONF DONE	DIFFIO RX T11n	DIFFOUT T11n	Low Speed	E6
	8 VREFB8N0	IO			DIFFIO RX T13p	DIFFOUT_T13p	Low_Speed	A2
	8 VREFB8N0	IO			DIFFIO_RX_T13n	DIFFOUT_T13n	Low_Speed	A3
		GND						R15
		GND						R1
		GND						M6
		GND						M2
		GND						M10
		GND						L12
		GND						J7
		GND						H8
		GND						H14
		GND						G9
		GND						G4
		GND						E5
		GND						E12
		GND						D9
		GND						D5
		GND						B2
		GND						A15
		GND						A1
		VCCIO1						F2
		VCCIO1						H2
		VCCIO2						L2
		VCCIO3						P5
		VCCIO3						P11
		VCCIO3						P10
		VCCIO5						L14
		VCCIO6						G14
		VCCIO6						F14
		VCCIO8						B9
		VCCIO8						B5
		VCCIO8						B10
		NC						F4
		NC						E4
		NC						D4
		VCCA1						N2
		VCCA2						D14
		VCCA3						B3
		VCCA4						P13
		VCC ONE					i	J8
		VCC_ONE					i	H9
		VCC ONE					i	H7
		VCC ONE			1			G8

(1) For more information about pin definition and pin connection guidelines, refer to the Intel MAX 10 FPGA Device Family Pin Connection Guidelines.



								Note (1)
Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	IO Performance	U169
	VRFFB1N0					DIFFOUT L1n		
1A 1A	VREFB1N0 VRFFB1N0	10			DIFFIO RX L1n	DIFFOUT L2n		D1 C1
1A	VREFBINO	10				DIFFOUT L1p	LOW OPCOU	C2
	VREFB1N0	10			DIFFIO RX L2p	DIFFOUT L2p	Low Speed	B1
1A	VREFB1N0	Ю			DIFFIO RX L3n	DIFFOUT L3n	Low Speed	E3
1A	VREFB1N0	Ю			DIFFIO RX L4n	DIFFOUT L4n	Low Speed	F1
1A	VREFB1N0	IO.			DIFFIO RX L3p	DIFFOUT L3p	Low Speed	E4 F1
1A 1B	VREFB1N0 VREFB1N0	10		JTAGEN	DIFFIO RX L4p	DIFFOUT L4p		E1 F5
	VREFB1N0	10		TMS	DIFFIO RX L7n	DIFFOUT L7n		G1
	VREFB1N0	10	VREFB1N0	Time	Dirito tot Em	5 T T T T T T T T T T T T T T T T T T T		H1
1B	VREFB1N0	Ю		TCK	DIFFIO RX L7p	DIFFOUT L7p	Low Speed	G2
1B	VREFB1N0	Ю		TDI		DIFFOUT L8n		F5
1B	VREFB1N0	10		TDO	DIFFIO RX L8p	DIFFOUT L8p		F6 F4
1B 1B	VREFB1N0 VREFB1N0	10			DIFFIO RX L10n DIFFIO RX L10p	DIFFOUT L10n DIFFOUT L10p		G4
		10				DIFFOUT L12n		H2
1B	VREFB1N0	Ю			DIFFIO RX L12p	DIFFOUT L12p	Low Speed	H3
	VREFB2N0	Ю	CLK0n		DIFFIO RX L14n	DIFFOUT L14n		G5
2	VREFB2N0	10	OLIKA-		DIFFIO RX L15n	DIFFOUT L15n	riigir Opood	J1 H6
	VREFB2N0 VREFB2N0	10	CLK0p		DIFFIO RX L14p DIFFIO RX L15p	DIFFOUT L14p DIFFOUT L15p		Н6 J2
2	VREFB2N0	10	CLK1n		DIFFIO RX L15p	DIFFOUT L16n	High Speed	H5
	VREFB2N0	10			DIFFIO RX L17n	DIFFOUT L17n	High Speed	M1
	VREFB2N0	10	CLK1p		DIFFIO RX L16p		High Speed	H4
		10	2001/0					M2
	VREFB2N0 VRFFB2N0	10	DPCLK0 VRFFB2N0		DIFFIO RX L18n	DIFFOUT L18n		N2 I 1
	VREFB2N0 VREFB2N0	10	VREFB2N0 DPCLK1		DIFFIO RX L18p	DIFFOUT L18p		L1 N3
	VREFB2N0	10	5. 52.(1		S O RA ETOP	S SOT ETOP		L2
2	VREFB2N0	10	PLL L CLKOUTn		DIFFIO RX L19n	DIFFOUT L19n	High Speed	M3
2	VREFB2N0	10			DIFFIO RX L20n	DIFFOUT L20n	High Speed	K1
	VREFB2N0 VREFB2N0	10	PLL L CLKOUTp		DIFFIO RX L19p	DIFFOUT L19p DIFFOUT L20p		L3
	VREFB2N0 VREFB3N0	10			DIFFIO RX L20p DIFFIO TX RX B1n			K2
	VREFB3N0	10						M4
	VREFB3N0	10			DIFFIO TX RX B1p	DIFFOUT B1p		L4
3	VREFB3N0	Ю			DIFFIO RX B2p	DIFFOUT B2p	High Speed	M5
3	VREFB3N0	Ю			DIFFIO TX RX B3n	DIFFOUT B3n		K5
3	VREFB3N0	10			DIFFIO RX B4n	DIFFOUT B4n		N4 J5
	VREFB3N0 VREFB3N0	10			DIFFIO TX RX B3p DIFFIO RX B4p	DIFFOUT B3p DIFFOUT B4p		N5
	VRFFB3N0	10			DIFFIO TX RX B5n	DIFFOUT B5n		N6
3	VREFB3N0	IO			DIFFIO RX B6n	DIFFOUT B6n		N7
	VREFB3N0	Ю			DIFFIO TX RX B5p	DIFFOUT B5p		M7
	VREFB3N0	Ю			DIFFIO RX B6p	DIFFOUT B6p		N8
	VREFB3N0 VREFB3N0	10			DIFFIO TX RX B7n DIFFIO RX B8n	DIFFOUT B8n	High Speed High Speed	J6 M8
	VREFB3N0	10			DIFFIO TX RX B7p			K6
	VREFB3N0	10			DIFFIO RX B8p			M9
3	VREFB3N0	Ю			DIFFIO TX RX B9n	DIFFOUT B9n	High Speed	J7
	VREFB3N0	Ю	VREFB3N0					N11
	VREFB3N0 VREFB3N0	10			DIFFIO TX RX B9p	DIFFOUT B9p		K7 N12
	VREFB3N0 VREFB3N0	10			DIFFIO TX RX B10n	DIFFOUT B10n		M13
	VREFB3N0	10			DIFFIO RX B11n	DIFFOUT B11n	High Speed	N10
3	VREFB3N0	Ю			DIFFIO TX RX B10p	DIFFOUT B10p		M12
	VREFB3N0	Ю			DIFFIO RX B11p	DIFFOUT B11p		N9
	VREFB3N0	10			DIFFIO TX RX B12n	DIFFOUT B12n		M11 I 11
	VREFB3N0 VREFB3N0	10			DIFFIO TX RX B12p DIFFIO TX RX B14n	DIFFOUT B12p		L11 J8
	VREFB3N0	10			DIFFIO TX RX B14p	DIFFOUT B14p		K8
3	VREFB3N0	10			DIFFIO TX RX B16n	DIFFOUT B16n	High Speed	M10
3	VREFB3N0	10			DIFFIO TX RX B16p	DIFFOUT B16p	High Speed	L10
5	VREFB5N0	10			DIFFIO RX R1p	DIFFOUT R1p		K10 K11
	VREFB5N0 VREFB5N0	10			DIFFIO RX R2p DIFFIO RX R1n	DIFFOUT R2p		J10
	VREFB5N0 VREFB5N0	10			DIFFIO RX R1n			L12
	VREFB5N0	10				DIFFOUT R3p		K12
	VREFB5N0	10						L13
5	VREFB5N0	10			DIFFIO RX R3n	DIFFOUT R3n	High Speed	J12
5	VREFB5N0 VREFB5N0	10	VREFB5N0		DIFFIO RX R4p	DIFFOUT R4p		K13 J9
	VREFB5N0 VREFB5N0	10			DIFFIO RX R4p	DIFFOUT R5p	High Speed	J13
	VREFB5N0	10						H10
5	VREFB5N0	10			DIFFIO RX R5n	DIFFOUT R5n	High Speed	H13
	VREFB5N0	10			DIFFIO RX R6p	DIFFOUT R6p		H9
	VREFB5N0 VREFB5N0	10				DIFFOUT R7p		G13 H8
		10			DIFFIO RX R6n	DIFFOUT R6n		G12
6	VREFB6N0	10	CLK2p		DIFFIO RX R/III	DIFFOUT R10p	High Speed	G9
6	VREFB6N0	Ю	CLK2n		DIFFIO RX R10n	DIFFOUT R10n	High Speed	G10
	VREFB6N0	Ю	CLK3p		DIFFIO RX R12p	DIFFOUT R12p		F13
	VREFB6N0	10	CLK3n		DIFFIO RX R12n		High Speed	E13
	VREFB6N0 VREFB6N0	10			DIFFIO RX R14p			F12 E12
	VREFB6N0 VREFB6N0	IO	DPCLK3		DIFFIO RX R14n	DIFFOUT R14n		E12
	VREFB6N0	10	VREFB6N0		S O RA RIOD	S.I. SOT KIOD	riigit Opecu	D13
61		10	DDOL KO		DIFFIO RX R16n	DIFFOUT R16n		F10
6	VREFB6N0		DPCLK2		DIFFIO KX KTOII	DIFF COT TOTAL	riigir Opood	
6	VREFB6N0 VREFB6N0 VREFB6N0	10 10	DPCLR2					C13 F8



lumber	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	IO Performance	U169
	VREFB6N0	IO			DIFFIO RX R18p	DIFFOUT R18p	High Speed	B12
	VREFB6N0	IO			DIFFIO RX R17n	DIFFOUT R17n	High Speed	E9
	VREFB6N0	Ю			DIFFIO RX R18n	DIFFOUT R18n	High Speed	B11
	VREFB6N0	Ю			DIFFIO RX R19p	DIFFOUT R19p	High Speed	C12
-	VREFB6N0	Ю			DIFFIO RX R20p	DIFFOUT R20p	High Speed	B13
-	VREFB6N0	Ю			DIFFIO RX R19n	DIFFOUT R19n	High Speed	C11
-	VREFB6N0	Ю			DIFFIO RX R20n	DIFFOUT R20n	High Speed	A12
-	VREFB6N0	10			DIFFIO RX R21p	DIFFOUT R21p	High Speed	E10
	VREFB6N0	Ю			DIFFIO RX R21n	DIFFOUT R21n	High Speed	D9
	VREFB6N0	10			DIFFIO RX R23p	DIFFOUT R23p	High Speed	D12
	VREFB6N0	Ю			DIFFIO RX R23n	DIFFOUT R23n	High Speed	D11
	VREFB8N0	IO IO			DIFFIO RX T1p	DIFFOUT T1p	Low Speed	C10
	VREFB8N0	IO .			DIFFIO RX T2p	DIFFOUT T2p	Low Speed	A8
	VREFB8N0	10			DIFFIO RX T1n	DIFFOUT T1n	Low Speed	C9
	VREFB8N0	IO			DIFFIO RX T2n	DIFFOUT T2n	Low Speed	A9
	VREFB8N0	Ю			DIFFIO RX T3p	DIFFOUT T3p	Low Speed	B10
	VREFB8N0	Ю			DIFFIO RX T4p	DIFFOUT T4p	Low Speed	A10
	VREFB8N0	Ю		DEV CLRn	DIFFIO RX T3n	DIFFOUT T3n	Low Speed	B9
	3 VREFB8N0	Ю			DIFFIO RX T4n	DIFFOUT T4n	Low Speed	A11
	VREFB8N0	Ю		DEV OE	DIFFIO RX T5p	DIFFOUT T5p	Low Speed	D8
	3 VREFB8N0	Ю			DIFFIO RX T5n	DIFFOUT T5n	Low Speed	E8
	VREFB8N0	Ю	VREFB8N0					B7
	VREFB8N0	IO	VII.E.I 20110	CONFIG SEL	+		†	D7
	VREFB8N0	in	1	0011110 022	DIFFIO RX T6p	DIFFOUT T6p	Low Speed	A7
	3 VREFB8N0	Input only	<u> </u>	nCONFIG	DILLO KY 10b	Diricor Top	Low Opeeu	E7
		Input only	+	IIICUNFIG	DIEEIO DV Te-	DIFFOUT TO:	Laur Casa I	
	VREFB8N0	IO .	ļ	ļ	DIFFIO RX T6n	DIFFOUT T6n	Low Speed	A6
	VREFB8N0	IO	ļ		DIFFIO RX T7p	DIFFOUT T7p	Low Speed	B6
	VREFB8N0	Ю			DIFFIO RX T8p	DIFFOUT T8p	Low Speed	A4
	VREFB8N0	Ю			DIFFIO RX T7n	DIFFOUT T7n	Low Speed	B5
	VREFB8N0	Ю			DIFFIO RX T8n	DIFFOUT T8n	Low Speed	A3
	VREFB8N0	Ю			DIFFIO RX T9p	DIFFOUT T9p	Low Speed	E6
	VREFB8N0	Ю			DIFFIO RX T10p	DIFFOUT T10p	Low Speed	B3
- 1	3 VREFB8N0	IO		CRC ERROR	DIFFIO RX T9n	DIFFOUT T9n	Low Speed	D6
	VREFB8N0	10			DIFFIO RX T10n	DIFFOUT T10n	Low Speed	B4
	VREFB8N0	10		nSTATUS	DIFFIO RX T11p	DIFFOUT T11p	Low Speed	C4
	VREFB8N0	IO		IIISTATOS	DIFFIC KX TTIP	DIFFOOT TTIP	Low Speed	A5
				COLUE DOLUE	DIFFIO RX T11n	DIFFOUT T11n		
	VREFB8N0	IO		CONF DONE			Low Speed	C5
	VREFB8N0	10			DIFFIO RX T13p	DIFFOUT T13p	Low Speed	A2
	VREFB8N0	Ю			DIFFIO RX T13n	DIFFOUT T13n	Low Speed	B2
		GND						N13
		GND						N1
		GND						M6
		GND						L9
		GND					1	J4
		GND					1	H12
		GND					1	G7
		GND						F3
		GND						F11
	1	GND	†	<del> </del>	1	1	1	D5
	+	GND	†	<del> </del>	+	1	1	C3
	+		+	<del> </del>	+	+	<del> </del>	
	+	GND	ļ		1	+	ļ	B8
	+	GND	ļ		1	1		A13
	4	GND						A1
	<u> </u>	VCCIO1						F2
	1	VCCIO1						G3
	1	VCCIO2	<u> </u>					K3
		VCCIO2						J3
		VCCIO3						L8
	1	VCCIO3						L7
	†	VCCIO3	<u> </u>		+		†	L6
	1		†	<u> </u>	1	†	†	J11
	+	VCCIO5	<u> </u>	<del> </del>	+	1	<del> </del>	H11
	+	VCCIO5	+	<del> </del>	+	1	<del>                                     </del>	
	+	VCCIO6				1	-	G11
	+	VCCIO6	ļ		1	+	ļ	F11
	1	VCCIO8	ļ			4		C8
	1	VCCIO8					1	C7
		VCCIO8				1		C6
		NC						E2
		NC						D3
		NC				İ		D2
	†	VCCA1	†		1	1	1	K4
	+		†	<del> </del>	+	1	1	D10
	+	VCCA2	<b>+</b>		+	+	<del>                                     </del>	D10
	+	VCCA3	ļ	ļ	+	1	<b>.</b>	
	+	VCCA4	<u> </u>	ļ	+	1		K9
	4	VCC ONE						H7
	1	VCC ONE		<u> </u>				G8
		VCC ONE				1	1	G6
		VCC ONE		1				F7

(1) For more information about pin definition and pin connection guidelines, refer to the Intel MAX 10 FPGA Device Family Pin Connection Guidelines.



								Note (1)
Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	IO Performance	U324
1A	VREFB1N0	IO			DIFFIO RX L1n	DIFFOUT_L1n	Low Speed	D4
A	VRFFB1N0	10			DIFFIO RX L2n	DIFFOUT_L2n	Low_Speed	C2
A	VREFB1N0	IO			DIFFIO RX L1p	DIFFOUT L1p	Low Speed	E4
A	VREFB1N0	IO			DIFFIO_RX_L2p	DIFFOUT_L2p	Low Speed	D2
A	VREFB1N0	IO			DIFFIO_RX_L3n	DIFFOUT_L3n	Low_Speed	G6
A A	VREFB1N0 VREFB1N0	10			DIFFIO RX L4n DIFFIO RX L3p	DIFFOUT L4n	Low Speed	B1 H6
A	VREFB1N0	10			DIFFIO_RX_L3p	DIFFOUT L4p	Low_Speed Low_Speed	C1
A	VREFB1N0	10			DIFFIO RX L5n	DIFFOUT L5n	Low Speed	F5
A	VREFB1N0	IO			DIFFIO_RX_L6n	DIFFOUT_L6n	Low_Speed	D1
A	VREFB1N0	IO			DIFFIO RX L5p	DIFFOUT_L5p	Low Speed	E5
IA	VREFB1N0	10			DIFFIO RX L6p	DIFFOUT LGp	Low Speed	E1
IA	VREFB1N0 VREFB1N0	10			DIFFIO_RX_L7n DIFFIO_RX_L8n	DIFFOUT_L7n DIFFOUT_L8n	Low_Speed Low_Speed	G3 F1
A	VREFB1N0	10			DIFFIO RX L7p	DIFFOUT L7p	Low Speed	F2
A	VREFB1N0	IO			DIFFIO_RX_L8p	DIFFOUT_L8p	Low_Speed	G1
В	VREFB1N0	10			DIFFIO_RX_L9n	DIFFOUT_L9n	Low_Speed	G7
В	VREFB1N0 VREFB1N0	IO IO		JTAGEN	DIFFIO RX L10n DIFFIO RX L9p	DIFFOUT L10n DIFFOUT L9p	Low Speed	H2 H7
B B	VREFB1N0 VREFB1N0	10		JIAGEN	DIFFIO_RX_L9p DIFFIO_RX_L10p	DIFFOUT_L10p	Low_Speed Low Speed	H1
B	VRFFB1N0	10		TMS	DIFFIO RX L11n	DIFFOUT L11n	Low Speed	J7
В	VREFB1N0	10	VREFB1N0	1110	Birrio italiani	5111001 21111	Low_Speed	J3
В	VREFB1N0	IO		TCK	DIFFIO_RX_L11p	DIFFOUT_L11p	Low_Speed	J8
В	VREFB1N0	10					Low Speed	J4
B B	VREFB1N0 VREFB1N0	10		TDI	DIFFIO_RX_L12n DIFFIO_RX_L13n	DIFFOUT_L12n DIFFOUT_L13n	Low_Speed Low Speed	H3 J2
B B	VREFB1N0	10		TDO	DIFFIO_RX_L13n	DIFFOUT L12p	Low_Speed Low Speed	H4
В	VREFB1N0	10			DIFFIO_RX_L13p	DIFFOUT_L13p	Low_Speed	J1
В	VREFB1N0	IO			DIFFIO_RX_L14n	DIFFOUT_L14n	Low Speed	J6
В	VREFB1N0	10			DIFFIO RX L15n	DIFFOUT L15n	Low Speed	K2
В	VREFB1N0 VREFB1N0	10			DIFFIO_RX_L14p	DIFFOUT_L14p	Low_Speed	K7 K1
B B	VREFB1N0 VREFB1N0	10	<del> </del>		DIFFIO_RX_L15p DIFFIO_RX_L16n	DIFFOUT_L15p DIFFOUT_L16n	Low_Speed Low Speed	K1 K4
В	VREFB1N0	IO			DIFFIO RX L17n	DIFFOUT_L17n	Low_Speed	L1
В	VREFB1N0	IO			DIFFIO_RX_L16p	DIFFOUT_L16p	Low_Speed	K3
В	VREFB1N0	10			DIFFIO RX L17p	DIFFOUT L17p	Low Speed	L2
	2 VREFB2N0	IO	CLK0n		DIFFIO_RX_L18n	DIFFOUT_L18n	High_Speed	L3 M1
	2 VREFB2N0 2 VREFB2N0	IO IO	CLK0p		DIFFIO_RX_L19n DIFFIO_RX_L18p	DIFFOUT_L19n DIFFOUT_L18p	High_Speed High Speed	M1 M3
	2 VREFB2N0	10	CEROP		DIFFIO RX L19p	DIFFOUT_L19p	High Speed	M2
	2 VREFB2N0	IO	CLK1n		DIFFIO_RX_L20n	DIFFOUT_L20n	High_Speed	K8
	VREFB2N0	IO			DIFFIO RX L21n	DIFFOUT L21n	High Speed	N1
	VREFB2N0	IO	CLK1p		DIFFIO_RX_L20p	DIFFOUT_L20p	High_Speed	L8
	2 VREFB2N0 2 VREFB2N0	10	DPCLK0		DIFFIO_RX_L21p DIFFIO_RX_L22n	DIFFOUT_L21p DIFFOUT_L22n	High_Speed High Speed	P1 M4
	2 VREFB2N0	in	VREFB2N0		DIFFIO RX EZZII	DIFFOOT EZZII	High_Speed	R1
	2 VREFB2N0	IO	DPCLK1		DIFFIO RX L22p	DIFFOUT L22p	High_Speed	N3
2	2 VREFB2N0	10					High Speed	R2
	VREFB2N0	IO			DIFFIO_RX_L23n	DIFFOUT_L23n	High_Speed	R3
	VREFB2N0 VREFB2N0	10			DIFFIO_RX_L24n DIFFIO_RX_L23p	DIFFOUT_L24n DIFFOUT_L23p	High_Speed	P2 T3
	2 VREFB2N0	10			DIFFIO RX L23p DIFFIO_RX_L24p	DIFFOUT_L24p	High Speed High_Speed	P3
2	2 VREFB2N0	10			DIFFIO_RX_L25n	DIFFOUT_L25n	High_Speed	L7
	2 VREFB2N0	IO			DIFFIO RX L26n	DIFFOUT L26n	High Speed	T1
	VREFB2N0	IO			DIFFIO_RX_L25p	DIFFOUT_L25p	High_Speed	M7
	2 VREFB2N0	IO	BU L BUIGUT		DIFFIO_RX_L26p	DIFFOUT_L26p	High_Speed	T2
2	2 VREFB2N0 2 VREFB2N0	10	PLL L CLKOUTn		DIFFIO RX L27n DIFFIO_RX_L28n	DIFFOUT L27n DIFFOUT_L28n	High Speed High_Speed	N4 U1
2	2 VREFB2N0	10	PLL L CLKOUTp		DIFFIO_RX_L27p	DIFFOUT_L27p	High_Speed	P4
2	VREFB2N0	IO			DIFFIO RX L28p	DIFFOUT L28p	High Speed	U2
3	VREFB3N0	10			DIFFIO TX RX B1n	DIFFOUT_B1n	High Speed	R4
3	3 VREFB3N0	10			DIFFIO_RX_B2n	DIFFOUT_B2n	High_Speed	U3
	3 VREFB3N0 3 VREFB3N0	IO IO	-		DIFFIO TX RX B1p DIFFIO RX B2p	DIFFOUT B1p DIFFOUT B2p	High Speed High Speed	T4 V2
3	3 VREFB3N0	10	<b>†</b>		DIFFIO_RX_B2p DIFFIO_TX_RX_B3n	DIFFOUT B3n	High_Speed	P6
3	3 VREFB3N0	IO			DIFFIO RX B4n	DIFFOUT B4n	High Speed	V3
3	VREFB3N0	10			DIFFIO_TX_RX_B3p	DIFFOUT_B3p	High_Speed	P5
3	VREFB3N0	10			DIFFIO_RX_B4p	DIFFOUT_B4p	High_Speed	V4
	3 VREFB3N0 3 VREFB3N0	10			DIFFIO TX RX B5n DIFFIO RX B6n	DIFFOUT B5n	High Speed High Speed	R5 U5
	3 VREFB3N0	10			DIFFIO_RX_B6n DIFFIO_TX_RX_B5p	DIFFOUT B5p	High_Speed	R6
	3 VREFB3N0	10			DIFFIO_IX_RX_B5p DIFFIO_RX_B6p	DIFFOUT B6p	High Speed	V5
3	3 VREFB3N0	IO			DIFFIO_TX_RX_B7n	DIFFOUT_B7n	High_Speed	T5
	3 VREFB3N0	10			DIFFIO_RX_B8n	DIFFOUT_B8n	High_Speed	T7
	3 VREFB3N0	10			DIFFIO TX RX B7p	DIFFOUT B8p	High Speed	T6
	3 VREFB3N0 3 VREFB3N0	10	<del> </del>		DIFFIO_RX_B8p DIFFIO_TX_RX_B9n	DIFFOUT_B8p DIFFOUT_B9n	High_Speed High_Speed	N7
3	3 VREFB3N0	10	VREFB3N0		510_1X_10X_ball	5 561_551	High Speed	U6
3	3 VREFB3N0	10			DIFFIO_TX_RX_B9p	DIFFOUT B9p	High Speed	N8
	VREFB3N0	10					High_Speed	V6
	3 VREFB3N0	10			DIFFIO TX RX B10n	DIFFOUT B10n	High Speed	R8
3	3 VREFB3N0 3 VREFB3N0	10			DIFFIO_RX_B11n DIFFIO_TX_RX_B10p	DIFFOUT_B11n DIFFOUT_B10p	High_Speed	U7 R9
3	3 VREFB3N0	10			DIFFIO_TX_RX_B10p DIFFIO_RX_B11p	DIFFOUT B11p	High_Speed High Speed	V7
	3 VREFB3N0	10			DIFFIO_TX_RX_B12n	DIFFOUT_B12n	High Speed	V9
3	3 VREFB3N0	IO			DIFFIO RX B13n	DIFFOUT_B13n	High_Speed	U8
	3 VREFB3N0	10			DIFFIO TX RX B12p	DIFFOUT B12p	High Speed	U9
	ALVIDEEDONIO	IO	I	I .	DIFFIO_RX_B13p	DIFFOUT_B13p	High Speed	V8
	3 VREFB3N0 3 VREFB3N0	IO		i			High Speed	M8



3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 4 \\	VREFB3N0 VREFB3N0 VREFB3N0	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel DIFFIO_RX_B15n	Emulated LVDS Output Channel DIFFOUT_B15n	IO Performance High_Speed	<b>U324</b> V10
3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 4 \\	VREFB3N0 VREFB3N0							V10
3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 4 \\	VREFB3N0 VREFB3N0							
3 \ 3 \ 3 \ 3 \ 4 \					DIFFIO_TX_RX_B14p	DIFFOUT_B14p	High_Speed	M9
3 \ 3 \ 3 \ 4 \		10			DIFFIO RX B15p	DIFFOUT B15p	High Speed	V11
3 \ 3 \ 4 \		IO			DIFFIO_TX_RX_B16n	DIFFOUT_B16n	High Speed	T9
3 \	VREFB3N0 VREFB3N0	10			DIFFIO_RX_B17n DIFFIO_TX_RX_B16n	DIFFOUT_B17n DIFFOUT_B16p	High_Speed High_Speed	V12 T10
		IO .			DIFFIO RX B17n	DIFFOUT B17p	High_Speed	1111
		IO IO			DIFFIO TX RX B18n	DIFFOUT_B18n	High_Speed	P10
		IO			DIFFIO RX B19n	DIFFOUT B19n	High Speed	U12
	VREFB4N0	10			DIFFIO_TX_RX_B18p	DIFFOUT_B18p	High_Speed	N11
		10 10			DIFFIO_RX_B19p DIFFIO_TX_RX_B20n	DIFFOUT B19p	High_Speed	U13 M10
		10	VREFB4N0		DIFFIO IX RX B20h	DIFFOUT B20n	High Speed High_Speed	M10 T11
4 1		10	VICE DAING		DIFFIO TX RX B20p	DIFFOUT_B20p	High_Speed	L10
4 \	VREFB4N0	IO					High Speed	T12
		10			DIFFIO_TX_RX_B21n	DIFFOUT_B21n	High_Speed	R10
		10 IO			DIFFIO_RX_B22n	DIFFOUT_B22n	High_Speed	V13 R11
4 \		10			DIFFIO TX RX B21p DIFFIO RX B22p	DIFFOUT B21p DIFFOUT B22p	High Speed High_Speed	V14
		10			DIFFIO_TX_B22p	DIFFOUT_B23n	High Speed	R12
		IO			DIFFIO RX B24n	DIFFOUT B24n	High Speed	T13
		10			DIFFIO TX RX B23p	DIFFOUT B23p	High Speed	R13
4 \		10			DIFFIO_RX_B24p	DIFFOUT_B24p	High_Speed	T14
		10			DIFFIO TX RX B25n DIFFIO RX B26n	DIFFOUT B25n DIFFOUT B26n	High Speed	R14
4 \		10			DIFFIO_RX_B26n DIFFIO_TX_RX_B25p	DIFFOUT_B25p	High_Speed High_Speed	V15 T15
		10			DIFFIO RX B26p	DIFFOUT B26p	High Speed	U15
	VREFB4N0	10			DIFFIO_TX_RX_B27n	DIFFOUT_B27n	High_Speed	U16
4 \	VREFB4N0	10			DIFFIO RX B28n	DIFFOUT_B28n	High_Speed	V16
	VREFB4N0 VREFB4N0	10			DIFFIO TX RX B27p	DIFFOUT_B27p DIFFOUT_B28p	High Speed	U17 V17
		10			DIFFIO_RX_B28p DIFFIO_RX_R1p	DIFFOUT_B28p DIFFOUT_R1p	High_Speed High_Speed	V17 N14
5 \	VREFB5N0	10			DIFFIO RX R2p	DIFFOUT R2p	High Speed	T16
5 \	VREFB5N0	IO			DIFFIO_RX_R1n	DIFFOUT_R1n	High_Speed	P14
		10			DIFFIO_RX_R2n	DIFFOUT_R2n	High_Speed	R16
		10 10			DIFFIO RX R3p	DIFFOUT R3p		M12
	VICE DOING	10			DIFFIO_RX_R4p DIFFIO_RX_R3n	DIFFOUT_R4p DIFFOUT_R3n	High_Speed High_Speed	M11
		10			DIFFIO RX R4n	DIFFOUT R4n	High Speed	T18
5 \	VREFB5N0	io			DIFFIO_RX_R5p	DIFFOUT_R5p	High_Speed	N15
		10			DIFFIO_RX_R6p	DIFFOUT_R6p		N16
		10			DIFFIO RX R5n	DIFFOUT R5n	High Speed	M15
5 \	VREFB5N0 VREFB5N0	10			DIFFIO_RX_R6n DIFFIO_RX_R7p	DIFFOUT_R6n DIFFOUT_R7p	High_Speed High_Speed	M16 R15
		10			DII FIO_RX_R/P	BIT OOT_K7p	High Speed	P16
		IO			DIFFIO_RX_R7n	DIFFOUT_R7n	High_Speed	P15
5 \		IO	VREFB5N0				High_Speed	P17
5 \		10			DIFFIO RX R8p	DIFFOUT R8p	High Speed	L12
		10			DIFFIO_RX_R9p DIFFIO_RX_R8n	DIFFOUT_R9p DIFFOUT_R8n	High_Speed	T17
		IO IO			DIFFIO_RX_R8n	DIFFOUT R9n	High_Speed High Speed	R17
		10			DIFFIO_RX_R10p	DIFFOUT_R10p	High_Speed	L15
	VREFB5N0	IO			DIFFIO_RX_R11p	DIFFOUT_R11p	High_Speed	L16
		10			DIFFIO RX R10n	DIFFOUT R10n	High Speed	K15
		10 IO			DIFFIO_RX_R11n	DIFFOUT_R11n	High_Speed	K16
	VICE DOING	10			DIFFIO_RX_R12p DIFFIO_RX_R13p	DIFFOUT_R12p DIFFOUT_R13p	High_Speed High Speed	N18
51	VREFB5N0	10			DIFFIO_RX_R12n	DIFFOUT_R12n	High_Speed	P18
	VREFB5N0	10			DIFFIO_RX_R13n	DIFFOUT_R13n	High_Speed	M18
6 \	VREFB6N0	10	CLK2p	•	DIFFIO RX R14p	DIFFOUT R14p	High Speed	K12
		10	OI V2n		DIFFIO RX R15p	DIFFOUT R15p	High Speed	M17
6 \		10 10	CLK2n		DIFFIO_RX_R14n DIFFIO_RX_R15n	DIFFOUT_R14n DIFFOUT_R15n	High_Speed High Speed	K11 L18
		10	CLK3p		DIFFIO RX R15n	DIFFOUT_R16p	High Speed	L18
6 \	VREFB6N0	10	·		DIFFIO_RX_R17p	DIFFOUT_R17p	High_Speed	K18
		10	CLK3n		DIFFIO RX R16n	DIFFOUT R16n	High Speed	K17
		10			DIFFIO_RX_R17n	DIFFOUT_R17n	High_Speed	J18
6 \	VREFB6N0 VREFB6N0	10 10			DIFFIO_RX_R18p DIFFIO_RX_R19p	DIFFOUT_R18p DIFFOUT_R19p	High_Speed High Speed	H18 H17
		10			DIFFIO RX R19p	DIFFOUT R19p	High Speed High Speed	H17 G18
		10			DIFFIO RX R19n	DIFFOUT_R19n	High_Speed	G17
6 \	VREFB6N0	10			DIFFIO RX R20p	DIFFOUT R20p	High Speed	J11
6 \	VREFB6N0	10			DIFFIO_RX_R20n	DIFFOUT_R20n	High_Speed	J12
		10			DIFFIO_RX_R22p	DIFFOUT_R22p	High_Speed	J15
		10 10			DIFFIO RX R23p DIFFIO RX R22n	DIFFOUT R23p DIFFOUT R22n	High Speed High Speed	J16 H15
	VINE BOILD	10			DIFFIO_RX_R22n	DIFFOUT_R23n	High_Speed	H16
	VREFB6N0	IO	DPCLK3		DIFFIO RX R26p	DIFFOUT R26p	High Speed	H11
6 \	VREFB6N0		VREFB6N0	·				F18
		10	DPCLK2		DIFFIO_RX_R26n	DIFFOUT_R26n	High_Speed	H12
		10			DIFFIO RX R27p	DIFFOUT_R27p	High Speed High_Speed	E18 F15
יוט	VREFB6N0	10			DIFFIO_RX_R27p DIFFIO_RX_R28p	DIFFOUT_R28p	High_Speed	G16
61/		10			DIFFIO RX R27n	DIFFOUT R27n	High Speed	G15
6 \		IO			DIFFIO RX R28n	DIFFOUT R28n	High_Speed	F16
6 \ 6 \ 6 \								
6 \ 6 \ 6 \	VREFB6N0	IO			DIFFIO RX R29p	DIFFOUT R29p	High Speed	E16
6 \ 6 \ 6 \ 6 \	VREFB6N0				DIFFIO RX R29p DIFFIO RX R30p DIFFIO_RX_R29n			E16 D18 D16



								Not
Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	IO Performance	U324
	1/0550010				DIESIO DV DOI	DISCOULT DAY		
	VREFB6N0	10			DIFFIO_RX_R31p	DIFFOUT_R31p	High_Speed	G11
	VREFB6N0	Ю			DIFFIO_RX_R32p	DIFFOUT_R32p		C18
	VREFB6N0	IO			DIFFIO RX R31n	DIFFOUT R31n		G12
	VREFB6N0	IO			DIFFIO_RX_R32n	DIFFOUT_R32n	High Speed	B18
	VREFB6N0	IO			DIFFIO_RX_R33p	DIFFOUT_R33p	High_Speed	E15
	VREFB6N0	IO			DIFFIO RX R34p	DIFFOUT R34p	High Speed	D17
6	VREFB6N0	IO			DIFFIO RX R33n	DIFFOUT_R33n		D15
	VREFB6N0	IO			DIFFIO RX R34n	DIFFOUT_R34n	High_Speed	C17
	VREFB7N0	IO			DIFFIO RX T1p	DIFFOUT T1p		E14
	VREFB7N0	10			DIFFIO_RX_T2p	DIFFOUT_T2p		B17
	VREFB7N0	10			DIFFIO_RX_T1n	DIFFOUT_T1n		D14
7	VREFB7N0	10	<b>†</b>		DIFFIO RX T2n	DIFFOUT T2n	High Speed	B16
	VREFB7N0	10			DIFFIO RX 1211			D12
		10			DIFFIO_RX_13p	DIFFOUT_T3p		
	VREFB7N0	IO						A17
7	VREFB7N0	IO			DIFFIO RX T3n	DIFFOUT T3n		D13
	VREFB7N0	IO	VREFB7N0				High_Speed	A16
7	VREFB7N0	IO			DIFFIO_RX_T4p	DIFFOUT_T4p	High_Speed	C16
7	VREFB7N0	10			DIFFIO RX T5p	DIFFOUT T5p	High Speed	A15
7	VREFB7N0	IO			DIFFIO_RX_T4n	DIFFOUT_T4n	High_Speed	C15
	VREFB7N0	IO			DIFFIO_RX_T5n	DIFFOUT_T5n		A14
	VREFB7N0	10			DIFFIO RX T6p	DIFFOUT T6p		C14
	VREFB7N0	10			DIFFIO RX T7p	DIFFOUT_T7p		B14
	VREFB7N0	10	<u> </u>		DIFFIO RX 176	DIFFOUT_T6n	High_Speed High_Speed	C13
	VREFB7N0 VREFB7N0	10	+		DIFFIO_RX_16h	DIFFOUT_16h DIFFOUT_T7n		B13
			ļ					
	VREFB7N0	IO	1		DIFFIO_RX_T8p	DIFFOUT_T8p		F11
7	VREFB7N0	10			DIFFIO_RX_T9p	DIFFOUT_T9p		C12
	VREFB7N0	10			DIFFIO RX T8n	DIFFOUT T8n	High Speed	F12
7	VREFB7N0	10			DIFFIO_RX_T9n	DIFFOUT_T9n	High_Speed	B12
7	VREFB7N0	IO			DIFFIO_RX_T10p	DIFFOUT_T10p	High_Speed	C11
	VREFB7N0	IO			DIFFIO RX T11p	DIFFOUT T11p	High Speed	A13
7	VREFB7N0	IO			DIFFIO RX T10n	DIFFOUT_T10n	High_Speed	B11
	VREFB7N0	10	<u> </u>		DIFFIO RX T11n	DIFFOUT T11n		A12
	VREFB/NU VREFR8NO	IIO	+		DIFFIO_RX_111h	DIFFOUT T12p		D10
		10	+					
	VREFB8N0	IO	ļ		DIFFIO_RX_T13p	DIFFOUT_T13p		A11
	VREFB8N0	10	1		DIFFIO_RX_T12n	DIFFOUT_T12n		D9
	VREFB8N0	IO			DIFFIO RX T13n	DIFFOUT T13n		A10
8	VREFB8N0	IO			DIFFIO_RX_T14p	DIFFOUT_T14p	Low_Speed	F10
8	VREFB8N0	10			DIFFIO_RX_T15p	DIFFOUT_T15p	Low_Speed	A9
	VREFB8N0	IO			DIFFIO RX T14n	DIFFOUT T14n		G10
	VREFB8N0	IO			DIFFIO RX T15n	DIFFOUT T15n		A8
	VREFB8N0	10	<b>†</b>		DIFFIO_RX_T16p	DIFFOUT_T16p		B9
	VREFB8N0	10	<b>\</b>			DIFFOUT T17p		
		10			DIFFIO RX T17p	DIFFOUT 117p		C10
	VREFB8N0	10		DEV_CLRn	DIFFIO_RX_T16n	DIFFOUT_T16n		B8
	VREFB8N0	10			DIFFIO_RX_T17n	DIFFOUT_T17n		C9
8	VREFB8N0	IO		DEV OE	DIFFIO RX T18p	DIFFOUT T18p		D8
8	VREFB8N0	IO					Low_Speed	A7
8	VREFB8N0	10			DIFFIO_RX_T18n	DIFFOUT_T18n	Low_Speed	D7
8	VREFB8N0	10	VREFB8N0				Low Speed	B7
	VREFB8N0	IO		CONFIG_SEL			Low_Speed	G9
	VREFB8N0	IO.			DIFFIO_RX_T19p	DIFFOUT_T19p		A6
8	VREFB8N0	Input only		nCONFIG	Bill 10_10x_11sp	Витоот_ттар		H9
	VREFB8N0	IO	<b>†</b>	IIIOON IO	DIFFIO_RX_T19n	DIFFOUT_T19n		A5
		10				DIFFOUT_T19h		
	VREFB8N0	Ю			DIFFIO_RX_T20p	DIFFOUT_T20p		C6
	VREFB8N0	10	1		DIFFIO RX T21p	DIFFOUT T21p		C8
	VREFB8N0	IO			DIFFIO_RX_T20n	DIFFOUT_T20n		B5
8	VREFB8N0	10			DIFFIO_RX_T21n	DIFFOUT_T21n	Low_Speed	C7
8	VREFB8N0	IO			DIFFIO RX T22p	DIFFOUT T22p		C5
	VREFB8N0	IO			DIFFIO_RX_T23p	DIFFOUT_T23p		A4
	VREFB8N0	IO		CRC ERROR	DIFFIO RX T22n	DIFFOUT T22n		C4
	VREFB8N0	10	†		DIFFIO RX T23n	DIFFOUT T23n		B4
	VREFB8N0	10	+	nSTATUS	DIFFIO RX 123n DIFFIO RX T24p	DIFFOUT_T24p		G8
8	VREFB8N0 VREFB8N0	10	+	IIOTATUS	DIFFIO RX 124p DIFFIO RX T25p	DIFFOUT_T25p		A3
			+	COME DOME				
	VREFB8N0	10	1	CONF DONE	DIFFIO RX T24n	DIFFOUT T24n		H8
8	VREFB8N0	IO			DIFFIO_RX_T25n	DIFFOUT_T25n		B3
	VREFB8N0	IO			DIFFIO_RX_T26p	DIFFOUT_T26p		D6
8	VREFB8N0	10			DIFFIO RX T27p	DIFFOUT T27p	Low Speed	A2
	VREFB8N0	IO			DIFFIO_RX_T26n	DIFFOUT_T26n		D5
	VREFB8N0	IO			DIFFIO RX T27n	DIFFOUT_T27n		B2
		GND	†			1		F2
		GND	†		1	İ		F3
			†		+	1		V18
		GND	+		-		<b></b>	V 10
		GND					ļ	VI
		GND	<u> </u>		1	1		U4
		GND						U14
		GND				l		U10
		GND						R7
		GND						N5
		GND	†		1	İ		N2
			†		+	1		N17
		GND	<b>+</b>			-		
		GND	ļ		ļ	ļ		N12
		GND	1		1			N10
		GND				<u> </u>		M14
		GND						L4
		GND					· '	K9
		GND						K6
		GND	<u> </u>		†	†		K13
-		GND	†		+	1		J17
			+		<b>+</b>			
		GND	<del> </del>		<del> </del>	1	<b></b>	J10

GND

H14



## Pin Information for the Intel® MAX®10 10M02SC Device Version 2017.12.15 Note (1)

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	IO Performance	U324
Dank Humber	VICE	i iii itaine/i dilction	optional i unction(s)	Configuration i discussi	Dedicated 12/1X Chamilei	Emulated EVDO Output Onarmer	IO Feriorillance	0324
	+	GND						G4
		GND						G2
		GND						F8
		GND						F17
		GND						E6
		GND						E13
		GND						E10
		GND						D3
		GND						B6
		GND						B15
		GND						B10
	İ	GND						A18
		GND						A1
		VCCIO1A						H5
		VCCIO1A						G5
		VCCIO1B						K5
		VCCIO1B						J5
		VCCIO2						M5
	1	VCCIO2			†			L6
		VCCIO2						L5
		VCCIO3						P9
		VCCIO3						P8
		VCCIO3						P7
		VCCIO3						N9
		VCCIO4						P12
		VCCIO4						P11
		VCCIO5						M13
		VCCIO5						L14
		VCCIO5						L13
		VCCIO5						K14
		VCCIO6						J14
		VCCIO6						J13
		VCCIO6						H13
		VCCIO6						G14
		VCCIO6						G13
		VCCIO7						E12
		VCCIO7						E11
		VCCIO7						D11
		VCCIO8						F9
	1	VCCIO8			†			E9
	1	VCCIO8						E8
	1	VCCIO8						E7
	1	NC			†			N13
		NC			†			F7
	1	VCCA1			†			M6
	1	VCCA2			†			F14
	1	VCCA3			†			F3
	1	VCCA3						F6
	1	VCCA3						F4
		VCCA4			†			P13
	1	VCC ONE			†			L9
		VCC ONE			†			K10
	1	VCC ONE			†			J9
	1	VCC ONE			†			H10
	1	VCC_ONE			†			N6
	1	VCC ONE			†			F13
	1	VCC ONE			†			C3
		VOO ONL		I .	1	1	l	00

Note:
(1) For more information about pin definition and pin connection guidelines, refer to the Intel MAX 10 FPGA Device Family Pin Connection Guidelines.



## Pin Information for the Intel<sup>®</sup> MAX<sup>®</sup>10 10M02SC Device Version 2017.12.15

Date	Version	Changes Made				
December 2014	2014.12.15	Initial release.				
May 2015	2015.05.08	Added note (2) to Pin List E144.				
December 2016	2016.12.23	Removed I/O performance for single-ended pins.				
February 2017	2017.02.21	Rebranded as Intel.				
December 2017	2017.12.15	Added Pin List U324.				