

UVM Framework Code Generator YAML Reference

Revision 2019.4_5

UVMF Code Generator YAML Reference Table of Contents

1	Introduction to the UVM Framework (UVMF) Code Generators	4
1.1	Overview.....	4
1.2	Generation flow.....	5
1.3	YAML Overview.....	5
2	Interface YAML Structure	7
2.1	Description.....	7
2.2	YAML Format.....	7
2.2.1	Top-level Interface Properties	7
2.2.2	Interface Schema Definitions.....	9
2.2.2.1	import_schema	9
2.2.2.2	parameter_def_schema.....	9
2.2.2.3	typedef_schema	9
2.2.2.4	port_schema	9
2.2.2.5	transaction_schema.....	10
2.2.2.6	config_var_schema	10
2.2.2.7	constraint_schema	11
2.2.2.8	response_schema	11
2.2.2.9	dpi_schema	12
2.2.2.10	dpi_import_schema	12
3	Utility Component YAML Structure	13
3.1	Description.....	13
3.2	YAML Format.....	13
3.2.1	Top-Level Properties.....	13
3.2.2	Schema definitions	14
3.2.2.1	analysis_schema	14
3.2.2.2	parameter_def_schema.....	14
4	Environment YAML Structure.....	15
4.1	Description.....	15
4.2	YAML Format.....	15
4.2.1	Top-Level Properties.....	15
4.2.2	Schema definitions	17
4.2.2.1	component_schema.....	17
4.2.2.2	scoreboard_schema.....	17
4.2.2.3	parameter_use_schema	17
4.2.2.4	parameter_def_schema.....	18
4.2.2.5	import_schema	18
4.2.2.6	qvip_subenv_schema.....	18
4.2.2.7	tlm_port_schema	18
4.2.2.8	tlm_schema.....	18
4.2.2.9	qvip_tlm_schema.....	19
4.2.2.10	config_var_schema	19
4.2.2.11	constraint_schema	20
4.2.2.12	imp_decl_schema	20
4.2.2.13	reg_model_schema.....	20
4.2.2.14	typedef_schema	21
5	Test Bench YAML Structure.....	21

5.1	Description.....	21
5.2	YAML Format.....	21
5.2.1	Test bench variables	21
5.2.2	Schema definitions	22
5.2.2.1	parameter_use_schema	22
5.2.2.2	parameter_def_schema.....	22
5.2.2.3	import_schema	23
5.2.2.4	active_passive_schema	23
5.2.2.5	interface_param_schema	23
6	Global Data YAML Structure.....	23
6.1	Description.....	23
6.2	YAML Format.....	23
6.2.1	Schema definitions	24
6.2.1.1	header_schema	24

1 Introduction to the UVM Framework (UVMF) Code Generators

1.1 Overview

The UVM Framework provides code generators for creating interfaces, environments, and test benches. A Python script, `yaml2uvmf.py` can be used to translate desired UVMF structure described as YAML-based files into the UVMF code. The script utilizes the established Python code generation API in order to operate. See the API reference manual for more details.

Specific YAML data structures must be provided to the script in order to properly generate the desired interfaces, environments or benches. This document illustrates the required structures. There are also a number of examples available in the UVMF installation that illustrate the format. The following table describe these examples, all of which can be found under `$UVMF_HOME/templates/python/examples/yaml_files`.

Interface Examples	Description
<code>mem_if_cfg.yaml</code>	User input file for generating an interface package named <code>mem_pkg</code> . This interface is used in <code>block_a</code> , <code>block_b</code> and chip environments and test benches
<code>pkt_if_cfg.yaml</code>	User input file for generating an interface package named <code>pkt_pkg</code> . This interface is used in <code>block_a</code> , <code>block_b</code> , <code>block_c</code> , and chip environments and test benches
<code>dma_if_cfg.yaml</code>	User input file for generating an interface named <code>dma_pkg</code> . This interface is a responder interface and defines response data.
Environment Examples	Description
<code>block_a_env_cfg.yaml</code>	User input file for generating an environment that has no parametrization. This environment is also used in <code>chip_env</code> .
<code>block_b_env_cfg.yaml</code>	User input file for generating an environment that has parametrization. This environment is also used in <code>chip_env</code> .
<code>block_c_env_cfg.yaml</code>	User input file for generating an environment that has a QVIP configurator generated sub environment that contains standard protocols.
<code>chip_env_cfg.yaml</code>	User input file for generating a chip level environment that instantiates sub environments.
Test Bench Examples	
<code>block_a_bench_cfg.py</code>	User input file for generating a test bench to run the <code>block_a</code> environment.
<code>block_b_bench_cfg.py</code>	User input file for generating a test bench


	to run the block_b environment.
chip_bench_cfg.py	User input file for generating a test bench to run the chip environment.

1.2 Generation flow

The diagram below shows the flow utilized by the UVMF generators. The user creates one or more text files that use the provided YAML format for characterizing the interface, environment, or test bench. These files are passed into the generator script `yaml2uvmf.py`, under which the `uvmf_gen` API is used to produce output. Files generated can include all classes, packages, BFM's, and makefiles required for an operational test bench that simulates as generated.

In order to generate a particular level of UVMF hierarchy all YAML structures used underneath that hierarchy must be provided. For example, if an environment YAML structure is provided, the YAML describing any instantiated interfaces must also be provided.

UVM Code Generator - Flow



1.3 YAML Overview

YAML is a human friendly data serialization standard that is supported by a wide array of programming languages. The name itself is a recursive acronym common in Linux development that stands for “YAML Ain’t Markup Language”. Its use can be considered similar to that of XML but the format is far simpler, both to read as well as to write.

For complete documentation on the YAML format, sites like www.yaml.org can be used as a starting point. For the purposes of this application, YAML is used to translate nested data structures that describe UVMF hierarchy and properties in a manner easily parsed by both users and scripts.

All UVMF YAML must be presented as part of a specific top-level format, shown here:

```
---
uvmf:
  interfaces:
    "<interface_nameA>"
    <properties>
    "<interface_nameB>"
  util_components:
    "<util_componentA>"
    <properties>
  environments:
    "<env_nameA>"
    <properties>
    "<env_nameB>"
    <properties>
  benches:
    "<bench_nameA>"
    <properties>
    "<bench_nameB>"
    <properties>
  global:
    <properties>
...
```

The allowed contents within each named subsection are described below. The information can be spread across multiple files or in a single file.

2 Interface YAML Structure

2.1 Description

The interface YAML data structure contains information about an interface's name, associated transaction data, interface ports and configuration. This information is used to create the following content:

Classes: Transaction, interface level sequence base, random sequence, coverage, driver, monitor, agent, agent configuration, UVM reg adapter, UVM reg predictor.

Package: Protocol package including all classes listed above.

BFM's: Driver and monitor.

Compilation flow: File list and Makefile

2.2 YAML Format

Most of the content in an interface YAML file is optional but most of the available properties should be filled out in order to define a useful starting point for a UVMF interface. All properties are assigned a name and an expected data type. Top-level properties are listed in the section below along with references to BNF information for underlying structure. The order of underlying lists will be maintained in the generated output. All properties are optional unless noted otherwise.

2.2.1 Top-level Interface Properties

Name	Type	Description
<code>clock (required)</code>	string	Name of primary clock. Additional clocks must be added manually.
<code>reset (required)</code>	string	Name of primary reset. Additional resets must be added manually. If interface has no reset use 'dummy' and remove associated code from interface.
<code>reset_assertion_level</code>	True False	Assertion level for this protocol. If 'True' the protocol will use an active high reset.
<code>vip_lib_env_variable</code>	string	Name of environment variable that will point to the location of the source for this interface package.
<code>veloce_ready</code>	True False	Generated code is Veloce ready/friendly

<code>infact_ready</code>	True False	Produce additional files and content to enable operation with inFact intelligent stimulus generation
<code>enable_functional_coverage</code>	True False	Initialize the <code>has_coverage</code> configuration variable for the given interface to 1'b1. Default is 1'b0.
<code>imports</code>	List of <code>import_schema</code>	List of package names to be imported for use within this interface
<code>parameters</code>	List of <code>parameter_def_schema</code>	List of parameter definitions for creating type parameters for classes and interfaces
<code>hdl_pkg_parameters</code>	List of <code>parameter_def_schema</code>	List of parameter definitions to be included in the interfaces <code>_pkg_hdl</code> package declaration
<code>hvl_pkg_parameters</code>	List of <code>parameter_def_schema</code>	List of parameter definitions to be included in the interfaces <code>_pkg</code> package declaration
<code>hdl_typedefs</code>	List of <code>typedef_schema</code>	List of typedefs to be associated with the HDL side of this interface
<code>hvl_typedefs</code>	List of <code>typedef_schema</code>	List of typedefs to be associated with the HVL side of this interface
<code>ports</code>	List of <code>port_schema</code>	List of ports to be defined within the wire bundle for this interface
<code>transaction_vars</code>	List of <code>transaction_schema</code>	List defining all of the transaction variables associated with this interface
<code>transaction_constraints</code>	List of <code>constraint_schema</code>	List defining all of the constraints to be applied against transaction variables
<code>config_vars</code>	List of <code>config_var_schema</code>	List defining the configuration variables associated with this

		interface
config_constraints	List of constraint_schema	List defining the constraints to be applied against the constraint variables
response_info	response_schema	Structure defining how this interface should act when configured as a responder
dpi_define	dpi_define_schema	Structure defining DPI source associated with this interface

2.2.2 Interface Schema Definitions

The following structures (schemas) can be used to populate information underneath the top-level properties listed in the table above.

2.2.2.1 import_schema

Description	Defines a single package import
Structure	{ name: '<name>' }
Example	imports : - { name: "my_pkg" } - { name: "my_other_pkg" }

2.2.2.2 parameter_def_schema

Description	Defines a single parameter definition. All arguments except 'value' are required. If 'value' is not specified the parameter will not have a default value defined.
Structure	{ name: '<name>', type: '<type>', value: '<value>' }
Example	parameters : - { name: "ADDR_WIDTH", type: "int", value: "16" }

2.2.2.3 typedef_schema

Description	Defines a typedef. All arguments are required.
Structure	{ name: '<name>', type: '<type>' }
Example	hdl_typedefs : - { name: "addr_t", type: "bit [15:0]" }

2.2.2.4 port_schema

Description	Defines a single port definition for use in an interface wire bundle. All arguments except for reset_value are required
Structure	{ name: '<name>', width: '<width>', dir: '<dir>', reset_value: '<value>' }

Example	<pre> ports : - { name: "rdata", width:"32", dir: "input", reset_value: "32'b0123_4567" } - { name: "wdata", width:"32", dir: "output", reset_value: "'bx" } </pre>
----------------	---

2.2.2.5 transaction_schema

Description	<p>Defines a single transaction to be placed within an interface's sequence item definition. All arguments are required unless surrounded with square brackets. Default for "isrand" is "False" and the default for "iscompare" is "True".</p> <p>If "isrand" is "True" the given transaction variable will be marked with the SystemVerilog "rand" keyword, allowing it to be modified when the transaction object's "randomize()" function is called.</p> <p>If "iscompare" is "True" the given transaction variable will be taken into consideration when two transactions are compared. "Meta" data such as latency, arrival time, etc. should usually be marked with "iscompare" as "False" whereas more concrete data variables such as "read_data" or "address" should be compared.</p>
Structure	<pre> name: '<name>' type: '<type>' [isrand: "True" "False"] [iscompare: "True" "False"] [unpacked_dimension: '<dim>'] </pre>
Example	<pre> transaction_vars : - name: "data" type: "bit [15:0]" isrand: "True" iscompare: "True" unpacked_dimension: "[1000]" - name: "latency" type: "int" isrand: "True" iscompare: "False" </pre>

2.2.2.6 config_var_schema

Description	<p>Defines a configuration variable to use in the given interface. All arguments are required unless denoted with square brackets. Default for 'isrand' is 'False'.</p> <p>If "isrand" is "True" the given configuration variable will be marked with the SystemVerilog "rand" keyword, allowing it to be modified when the object's "randomize()" function is called.</p>
Structure	<pre> name: '<name>' type: '<type>' [isrand: ("True" "False")] } [value: '<value>'] </pre>
Example	<pre> config_vars : </pre>

	<ul style="list-style-type: none"> - name: "block_a_cfgVar" type: "bit [3:0]" isrand: "True"
--	---

2.2.2.7 *constraint_schema*

Description	Defines a constraint to be applied to the transaction variables for the given interface. All arguments are required
Structure	{ name: '<name>', value: '<value>' }
Example	<pre>transaction_constraints : - name: "address_word_align_c" value: "{ address[1:0] == 2'b00; }"</pre>

2.2.2.8 *response_schema*

Description	Defines how an interface behaves when configured as a RESPONDER. All arguments are required. Any variables listed in the data array below will be flagged as variables to be returned from the driver BFM to the initiator sequence when operating as an INITIATOR. Any variables not mentioned here will be passed from the initiator sequence to the driver BFM when operating as an INITIATOR. See the UVMF User Guide section titled "Data flow within generated driver" for more detail.
Structure	<pre>operation: '<logical_operation>' data: [<array_of_variables>]</pre>
Example	<pre>response_info : operation: "~txn.wr" data : ["data", "data_parity"]</pre>

2.2.2.9 dpi_schema

Description	Specifies that a set of DPI-C source should be created and compiled to be associated with this interface. User is expected to provide a shared object name, a list of desired C source files to be produced and a list of DPI import and export definitions. NOTE: DPI exports are currently unsupported.
Structure	<pre> name: '<shared_object_name>' files: [<array_of_c_source_files>] comp_args: '<c_compile_arguments>' link_args: '<c_link_arguments>' exports: [<array_of_export_function_names>] imports: [<array_of_dpi_import_schema>] </pre>
Example	<pre> dpi_define: name: "pktPkgCFunctions" files: - "myFirstIfFile.c" - "mySecondIfFile.c" comp_args: "-c -DPRINT32 -O2 -fPIC" link_args: "-shared" imports: - name: "hello_world_from_interface" return_type: "void" c_args: "(unsigned int variable1, unsigned int variable2)" sv_args: - { name: "variable1", type: "int unsigned", dir: "input" } - { name: "variable2", type: "int unsigned", dir: "input" } - name: "good_bye_world_from_interface" return_type: "void" c_args: "(unsigned int variable3, unsigned int variable4)" sv_args: - { name: "variable3", type: "int unsigned", dir: "input" } - { name: "variable4", type: "int unsigned", dir: "input" } </pre>

2.2.2.10 dpi_import_schema

Description	Defines a DPI import function
Structure	<pre> name: '<import_function_name>' return_type: '<return_type_of_function>' c_args: '<args_string_used_in_c_function>' sv_args: - name: '<name_of_sv_argument>' type: '<type_of_sv_argument>' dir: 'input output inout' [unpacked_dimension: '<dim>'] </pre>
Example	See dpi_schema example

3 Utility Component YAML Structure

3.1 Description

Utility components are items within a UVMF environment that do not fall into the category of a sub-environment or interface. These types of components are defined within the 'util_components' header of the overall YAML data structure. Valid types are 'predictor', 'coverage' and 'scoreboard'.

Utility components defined with the 'predictor' type contain the base content for a predictor including construction of a transaction for broadcasting through an analysis_port. The user must add the prediction algorithm to the generated write functions associated with the analysis_exports. As generated, when a transaction is received through any of the predictors' analysis_exports the predictor broadcasts a transaction out of each of the predictors' analysis_ports. This is to validate connections between the predictor and other components as defined using the tlm_connections construct. This may cause some scoreboards within some generated environments to issue an error at the end of the simulation due to transactions remaining in the scoreboard. This is common with predictors with multiple analysis_exports which result in multiple transaction broadcasts to scoreboards, etc.

Utility components defined with the 'coverage' type contain the base content for a coverage component including a covergroup and handle to the environment configuration object. The user must add coverpoints, bins, crosses, exclusions, etc as needed to implement the required coverage model.

Utility components defined with the 'scoreboard' type contain the base content for a custom scoreboard component. This includes instantiations for desired analysis ports and exports as well as definitions for write functions for each defined analysis export. How incoming transactions are stored and compared is left up to the user.

3.2 YAML Format

Top-level properties for all utility components are listed in the table below. The expectation is that individual utility components will have different overall structure but because 'predictor' components are the only defined structure at this time, only that YAML format is defined.

3.2.1 Top-Level Properties

Name	Type	Description
type	"predictor coverage scoreboard"	Indicates what type of utility component definition this is.
analysis_exports	List of analysis_schema	Specifies the name and type of the various analysis export components to be instantiated

		within the component.
analysis_ports	List of analysis_schema	Specifies the name and type of the various analysis port components to be instantiated within the component.
qvip_analysis_exports	List of analysis_schema	Specifies the name and type of the various analysis export components to be instantiated within the component. Unlike analysis_exports, which will instantiate an analysis “imp” of the specified sequence item type, this will trigger the creation of an “imp” of type “mvc_sequence_item_base”. Incoming items will then be \$cast into the specified type of item as part of that port’s “write” function.
parameters	List of parameter_def_schema	List of parameter definitions for the given utility component

3.2.2 Schema definitions

The following structures (schemas) can be used to populate information underneath the top-level properties listed in the table above.

3.2.2.1 analysis_schema

Description	Defines an analysis port/export to be instantiated within the given component. The ‘type’ field indicates the type of sequence item that the port or export will be handling.
Structure	name: '<name>' type: '<type>'
Example	analysis_ports: - name: "mem_ap" type: "mem_item" - name: "pkt_ap" type: "pkt_item"

3.2.2.2 parameter_def_schema

Description	Defines a single parameter definition. All arguments except ‘value’ are required. If ‘value’ is not specified the parameter will not have a default value defined.
Structure	{ name: '<name>', type: '<type>', value: '<value>' }
Example	parameters : - { name: "ADDR_WIDTH", type: "int", value: "16" }

4 Environment YAML Structure

4.1 Description

The environment YAML data structure contains information about an environment's name, instantiated components and sub-environments, TLM connectivity and configuration. This information is used to create the following content:

Classes: Environment, environment configuration, predictors, coverage collection components, environment level sequence base.

Package: Environment package.

Compilation flow: File list and Makefile

4.2 YAML Format

Most of the content in an environment YAML file is optional but most of the available properties should be filled out in order to define a useful starting. All properties are assigned a name and an expected data type. Top-level properties are listed in the section below along with references to BNF information for underlying structure. The order of underlying lists will be maintained in the generated output. All properties are optional unless noted otherwise.

4.2.1 Top-Level Properties

Name	Type	Description
agents	List of component_schema	Ordered list of underlying agents (interfaces) to instantiate within this environment. The YAML definition for agents must be provided as part of the script run.
non_uvmf_components	List of component schema	Ordered list of underlying components not defined using util_components.
qvip_memory_agents	List of component schema	Ordered list of agents associated with QVIP memory models.
parameters	List of parameter_def_schema	List of parameter definitions for creating type parameters for classes
hvl_pkg_parameters	List of parameter_def_schema	List of parameter definitions to be included in the interfaces_pkg package declaration
imports	List of import_schema	Specify packages to import for this environment's package definition
analysis_components	List of component_schema	Ordered list of underlying analysis components (i.e. predictors or coverage components) to instantiate within this environment. The YAML definition for each component must

		be provided as part of the run.
scoreboards	List of scoreboard_schema	List of built-in UVMF scoreboard components to instantiate within this environment
subenvs	List of component_schema	List of sub-environments to instantiate within this environment. YAML definitions for each sub-environment must be provided.
qvip_subenvs	List of qvip_subenv_schema	List of QVIP Configurator-generated sub-environments to instantiate within this environment. YAML definitions for these environments must be provided.
analysis_ports	List of tlm_port_schema	List of UVM analysis port components and their connection information to be used in this environment.
analysis_exports	List of tlm_port_schema	List of UVM analysis export components and their connection information to be used in this environment.
tlm_connections	List of tlm_schema	Specify how all of the components within this environment will be connected together.
qvip_connections	List of qvip_tlm_schema	Specify how the QVIP components within this environment should be connected.
config_vars	List of config_var_schema	Defines configuration variables to use in controlling this environment
config_constraints	List of constraint_schema	Defines constraints associated with the configuration variables for this environment
imp_decls	List of imp_decl_schema	Defines the names of imp_decl macros to be defined for this environment.
register_model	register_model_schema	Specifies characteristics of the desired register model to instantiate and connect in this environment.
dpi_define	dpi_define_schema	Structure defining DPI source associated with this environment. See Interface dpi_define_schema for more details, structure is identical.
typedefs	typedef_schema	Specifies typedefs to be defined in this environment. See typedef_schema for more details.

4.2.2 Schema definitions

The following structures (schemas) can be used to populate information underneath the top-level properties listed in the table above.

4.2.2.1 component_schema

Description	Defines a component. Optional arguments are shown in square brackets. The 'extdef' value specifies if this component is defined within the YAML (default) or externally, allowing an undefined component to be instantiated.
Structure	<pre>name: '<name>' type: '<type>' [parameters: <parameter_use_schema>]</pre>
Example	<pre>agents: - name: "control_plane_in" type: "mem" initiator_responder: "INITIATOR" parameters: - { name: "ADDR_WIDTH", value: "CP_IN_ADDR_WIDTH" } - { name: "DATA_WIDTH", value: "CP_IN_DATA_WIDTH" }</pre>
Example	<pre>non_uvmf_components: - name: "block_pred_inst" type: "block_predictor" parameters: - { name: "ADDR_WIDTH", value: "CP_IN_ADDR_WIDTH" } { name: "DATA_WIDTH", value: "CP_IN_DATA_WIDTH" }</pre>
Example	<pre>qvip_memory_agents: - name: "ddr2_agent" type: "qvip_memory_agent" parameters: - { name: "CONFIG_T", value: "ddr_vip_config" } { name: "TRANS_T", value: "ddr_mem_xfer" }</pre>

4.2.2.2 scoreboard_schema

Description	Defines a scoreboard. Optional arguments are shown in square brackets. The 'extdef' value specifies if this component is defined within the YAML (default) or externally, allowing an undefined component to be instantiated.
Structure	<pre>name: '<name>' sb_type: '<type>' trans_type: '<type>' [parameters: <parameter_use_schema>]</pre>
Example	<pre>scoreboards: - name: "control_plane_in_sb" sb_type: "uvmf_in_order_scoreboard_array" trans_type: "mem_transaction" parameters: - { name: "ARRAY_DEPTH", value: "NUM_CHANNELS" }</pre>

4.2.2.3 parameter_use_schema

Description	Used as part of a component schema, defines a parameter name/value
--------------------	--

	pair for the component's instantiation
Structure	{ name: '<name>', value: '<value>' }
Example	<pre>agents: - name: "control_plane_in" type: "mem" parameters: - { name: "ADDR_WIDTH", value: "CP_IN_ADDR_WIDTH" } - { name: "DATA_WIDTH", value: "CP_IN_DATA_WIDTH" }</pre>

4.2.2.4 parameter_def_schema

Description	Defines a single parameter definition. All arguments except 'value' are required. If 'value' is not specified the parameter will not have a default value defined.
Structure	{ name: '<name>', type: '<type>', value: '<value>' }
Example	<pre>parameters : - { name: "ADDR_WIDTH", type: "int", value: "16" }</pre>

4.2.2.5 import_schema

Description	Defines a single package import
Structure	{ name: '<name>' }
Example	<pre>imports : - { name: "my_pkg" } - { name: "my_other_pkg" }</pre>

4.2.2.6 qvip_subenv_schema

Description	Defines a QVIP sub-environment to instantiate
Structure	{ name: '<name>', type: '<type>' }
Example	<pre>qvip_subenvs: - { name: "qvip_env", type: "axi4_2x2_fabric_qvip" }</pre>

4.2.2.7 tlm_port_schema

Description	Defines a TLM port/export to instantiate. The "type" field defines the transaction type that the component will be parameterized to and the "connected_to" field indicates what will be driving/consuming items associated with this component.
Structure	<pre>name: '<name>' trans_type: '<type>' connected_to: '<item>'</pre>
Example	<pre>analysis_ports : - name: "control_plane_in_ap" type: "mem_transaction" connected_to: "control_plane_in.monitored_ap"</pre>

4.2.2.8 tlm_schema

Description	Defines a TLM connection within the environment. The "driver" field should be a reference to a port emitting items and the "receiver"
--------------------	---

	should be a reference to an export/imp consuming items.
Structure	driver: '<driving_port>', receiver: '<receiving_port>'
Example	<pre> tlm_connections : - driver: "control_plane_in.monitored_ap" receiver: "block_a_pred.control_plane_in_ae" - driver: "secure_data_plane_in.monitored_ap" receiver: "block a_pred.secure data plane in ae" </pre>

4.2.2.9 qvip_tlm schema

Description	<p>Defines a TLM connection within the environment involving a QVIP component as the driver. The “driver” field should be a reference to a QVIP agent underneath its containing QVIP sub-environment, the “ap_key” should refer to the associative array string key within the agent’s analysis port array and the “receiver” should be a reference to an export/imp consuming items.</p> <p>In the example below, the QVIP sub-environment name is “qvip_env” and the underlying agents are “mgc_axi4_m0” in the first entry and “mgc_axi4_m1” in the second.</p> <p>See the UVM Framework Users Guide for a look-up table of default AP keys that are defined for each QVIP protocol.</p>
Structure	driver: '<driving_agent>', ap_key: '<key>', receiver: '<receiving_port>'
Example	<pre> qvip_connections : - driver: "qvip_env.mgc_axi4_m0" ap_key: "trans_ap" receiver: "block_a_pred.control_plane_in_ae" - driver: "qvip_env.mgc_axi4_m1" ap_key: "trans_ap" receiver: "block_a_pred.secure_data_plane_in_ae" </pre>

4.2.2.10 config_var_schema

Description	<p>Defines a configuration variable to use in the given environment. All arguments are required unless denoted with square brackets. Default for 'isrand' is 'False'.</p> <p>If “isrand” is “True” the given configuration variable will be marked with the SystemVerilog “rand” keyword, allowing it to be modified when the object’s “randomize()” function is called.</p>
Structure	<pre> name: '<name>' type: '<type>' [isrand: ("True" "False")] } [value: '<value>'] </pre>
Example	<pre> config_vars : - name: "block_a_cfgVar" type: "bit [3:0]" isrand: "True" </pre>

4.2.2.11 *constraint_schema*

Description	Defines a constraint to be applied to the configuration variables for the given environment. All arguments are required
Structure	{ name: '<name>', value: '<value>' }
Example	<pre>config_constraints : - name: "address_word_align_c" value: "{ address[1:0] == 2'b00; }"</pre>

4.2.2.12 *imp_decl_schema*

Description	Specify that an imp_decl macro be defined for this environment package.
Structure	{ name: '<name>' }
Example	<pre>imp_decls : - name: "mem_EXPECTED" - name: "mem_ACTUAL"</pre>

4.2.2.13 *reg_model_schema*

Description	Specify how a given UVM register model should be instantiated and connected in the environment. The use_adapter and use_explicit_prediction entries default to 'True'. NOTE: At this time only one map entry is supported. Any more will be ignored.
Structure	<pre>use_adapter: 'True' 'False' use_explicit_prediction: 'True' 'False' maps: - { name: '<map_name>', interface: '<interface_name>' }</pre>
Example	<pre>register_model : use_adapter: "True" use_explicit_prediction: "True" maps : - { name: "bus_map", interface: "control_plane_in" }</pre>

4.2.2.14 typedef_schema

Description	Defines a typedef. All arguments are required.
Structure	{ name: '<name>', type: '<type>' }
Example	<pre>typedefs : - { name: "addr_t", type: "bit [15:0]" }</pre>

5 Test Bench YAML Structure

5.1 Description

The test bench YAML data structure contains information about an bench's name, top-level environment and a host of optional data regarding how to drive clocks and resets as well as active vs. passive mode settings for underlying BFM's. This information is used to create the following content:

Classes: top level test, top level virtual sequence.

Packages: top level test package, top level sequence package. Top level parameters package.

Modules: hdl_top, hvl_top.

Compilation flow: File list and Makefile

5.2 YAML Format

Nearly all of the potential content in the bench YAML file is optional. The file is primarily intended to indicate top-level hierarchy and trigger the creation of the appropriate bench-level output. All properties below are optional unless noted otherwise.

5.2.1 Test bench variables

Name	Type	Description
top_env	string	(Required) Specify the name of the top-level environment to instantiate in this bench. YAML definition for this environment must be provided.
top_env_params	List of parameter_use_schema	List of parameters to apply at the instantiation of the top-level environment
parameters	List of parameter_def_schema	List of parameters to be defined at the top-level
veloce_ready	True False	Produce emulation-ready code when set to "True"
infact_ready	True False	Test bench generated is inFact ready. Makefile contains variables, switches, and arguments to run inFact.
use_coemu_clk_rst_gen	True False	Defaults to False. If True, the bench will utilize more complex

		but more capable clock and reset generation utilities.
clock_half_period	string	Time duration of half period. Example: '6ns', or '6'
clock_phase_offset	string	Time duration before first clock edge. Exaple: '25ns' or '25'
reset_assertion_level	True False	Assertion level of reset signal driven by test bench.
reset_duration	string	Time duration reset is asserted at start of simulation. Example: '100ns', or '100'
active_passive	List of active_passive_schema	Specify active/passive mode of operation for any underlying BFM. Default is "ACTIVE".
interface_params	List of interface_param_schema	Structure describing how any underlying BFMs should be parameterized
imports	List of import_schema	List indicating all of the packages that should be imported by this bench package
additional_tops	List of string	List extra top-level modules to be instantiated within the test bench

5.2.2 Schema definitions

The following structures (schemas) can be used to populate information underneath the top-level properties listed in the table above.

5.2.2.1 parameter_use_schema

Description	Used as part of a component schema, defines a parameter name/value pair for the component's instantiation
Structure	{ name: '<name>', value: '<value>' }
Example	<pre>agents: - name: "control_plane_in" type: "mem" parameters: - { name: "ADDR_WIDTH", value: "CP_IN_ADDR_WIDTH" } - { name: "DATA_WIDTH", value: "CP_IN_DATA_WIDTH" }</pre>

5.2.2.2 parameter_def_schema

Description	Defines a single parameter definition. All arguments are required.
Structure	{ name: '<name>', type: '<type>', value: '<value>' }
Example	<pre>parameters : - { name: "ADDR_WIDTH", type: "int", value: "16" }</pre>

5.2.2.3 import_schema

Description	Defines a single package import
Structure	{ name: '<name>' }
Example	imports : <ul style="list-style-type: none">- { name: "my_pkg" }- { name: "my_other_pkg" }

5.2.2.4 active_passive_schema

Description	Specifies if the given BFM (specified by bfm_name) is ACTIVE or PASSIVE for this testbench. If left unspecified an agent will be ACTIVE.
Structure	bfm_name: '<name>' value: "ACTIVE" "PASSIVE"
Example	active_passive : <ul style="list-style-type: none">- { bfm_name: "mem_agent", value: "ACTIVE" }- { bfm_name: "dma_agent", value: "PASSIVE" }

5.2.2.5 interface_param_schema

Description	Specifies how a given BFM should be parameterized when instantiated within the bench
Structure	{ bfm_name: '<name>', value: [parameter_use_schema] }
Example	interface_params: <ul style="list-style-type: none">- bfm_name: "control_plane_in" value:<ul style="list-style-type: none">- { name: "ADDR_WIDTH", value: "16" }- { name: "DATA_WIDTH", value: "32" }

6 Global Data YAML Structure

6.1 Description

The global data structure provides information that can be used across all other types of objects (interfaces, environments, benches, etc).

6.2 YAML Format

All global data structures are optional. All global schemas must reside underneath a top-level keyword called "global".

6.2.1 Schema definitions

The following structures can be used to define global data for a generation operation

6.2.1.1 *header_schema*

Description	Used to define a global header that is placed at the top of all files that inherit the base template file (all SystemVerilog files). Given that headers are frequently multi-line strings, it is recommended to format this entry as a YAML “block scalar”, using the pipe (“ ”) symbol, as shown in the example below
Structure	{ header: '<string>' }
Example	<pre>uvmf: global: header: // Header that will be used across all files // (c) My Company</pre>