# UVM Framework Code Generator YAML Reference

Revision 2019.4\_5

# UVMF Code Generator YAML Reference Table of Contents

1	Introd	uction to the UVM Framework (UVMF) Code Generators	4
	1.1 Ov	verview	4
	1.2 Ge	eneration flow	5
	1.3 YA	AML Overview	5
2	Intenfe	ace YAML Structure	7
4			
		escription	
		AML Format	
		Top-level Interface Properties	
		Interface Schema Definitions	
	2.2.2.	r = - · · ·	
	2.2.2.		
	2.2.2.		
	2.2.2. 2.2.2.	· =	
	2.2.2.	· · · · · · · · · · · · =-· · · · · · ·	
	2.2.2.	0= =	
	2.2.2.		
	2.2.2.	1 -	
	2.2.2.		
3	-	Component YAML Structure	
		escription	
		AML Format	
	3.2.1	Top-Level Properties	13
	3.2.2	Schema definitions	14
	3.2.2.	1 analysis_schema	14
	3.2.2.	2 parameter_def_schema	14
4	Enviro	onment YAML Structure	15
•		escription	
		AML Format	
		Top-Level Properties	
		Schema definitions	
	4.2.2. 4.2.2.		
	4.2.2.		
	4.2.2.		
	4.2.2.	•	
	4.2.2.		
	4.2.2.	• –	
	4.2.2.	• •	
	4.2.2.3	-	
	4.2.2.		
	4.2.2.		
	4.2.2.	11 constraint_schema	20
	4.2.2.	1 = =	20
	4.2.2.	0= =	20
	4.2.2.	14 typedef_schema	21
5	Test R	ench VAMI. Structure	21

	5.1	Descr	iption	21
	5.2	YAML	Format	21
			t bench variables	
	5.2.2	2 Sch	ema definitions	22
		2.2.1	parameter_use_schema	22
	5.	2.2.2	parameter_def_schema	22
	5.	2.2.3	import_schema	23
	5.	2.2.4	active_passive_schema	23
	5.	2.2.5	interface_param_schema	23
6	Glo	bal Da	ta YAML Structure	23
			iption	
	6.2	YAML	Format	23
			ema definitions	
	6.	2.1.1	header_schema	21
	٥.			

# 1 Introduction to the UVM Framework (UVMF) Code Generators

### 1.1 Overview

The UVM Framework provides code generators for creating interfaces, environments, and test benches. A Python script, <code>yaml2uvmf.py</code> can be used to translate desired UVMF structure described as YAML-based files into the UVMF code. The script utilizes the established Python code generation API in order to operate. See the API reference manual for more details.

Specific YAML data structures must be provided to the script in order to properly generate the desired interfaces, environments or benches. This document illustrates the required structures. There are also a number of examples available in the UVMF installation that illustrate the format. The following table describe these examples, all of which can be found under \$UVMF HOME/templates/python/examples/yaml files.

Interface Examples	Description
mem_if_cfg.yaml	User input file for generating an interface
	package named mem_pkg. This interface is
	used in block_a, block_b and chip
	environments and test benches
pkt_if_cfg.yaml	User input file for generating an interface
	package named pkt_pkg. This interface is
	used in block_a, block_b, block_c, and chip
	environments and test benches
dma_if_cfg.yaml	User input file for generating an interface
	named dma_pkg. This interface is a
	responder interface and defines response
	data.
Environment Examples	Description
block_a_env_cfg.yaml	User input file for generating an
	environment that has no parametization.
	This environment is also used in chip_env.
block_b_env_cfg.yaml	User input file for generating an
	environment that has parametization. This
	environment is also used in chip_env.
block_c_env_cfg.yaml	User input file for generating an
	environment that has a QVIP configurator
	generated sub environment that contains
	standard protocols.
chip_env_cfg.yaml	User input file for generating a chip level
	environment that instantiates sub
	environments.
Test Bench Examples	
block_a_bench_cfg.py	User input file for generating a test bench
	to run the block_a environment.
block_b_bench_cfg.py	User input file for generating a test bench


	to run the block_b environment.
chip_bench_cfg.py	User input file for generating a test bench
	to run the chip environment.

### 1.2 Generation flow

The diagram below shows the flow utilized by the UVMF generators. The user creates one or more text files that use the provided YAML format for characterizing the interface, environment, or test bench. These files are passed into the generator script yaml2uvmf.py, under which the uvmf\_gen API is used to produce output. Files generated can include all classes, packages, BFM's, and makefiles required for an operational test bench that simulates as generated.

In order to generate a particular level of UVMF hierarchy all YAML structures used underneath that hierarchy must be provided. For example, if an environment YAML structure is provided, the YAML describing any instantiated interfaces must also be provided.

# **UVM Code Generator - Flow**



### 1.3 YAML Overview

YAML is a human friendly data serialization standard that is supported by a wide array of programming languages. The name itself is a recursive acronym common in Linux development that stands for "YAML Ain't Markup Language". Its use can be considered similar to that of XML but the format is far simpler, both to read as well as to write.

For complete documentation on the YAML format, sites like <a href="www.yaml.org">www.yaml.org</a> can be used as a starting point. For the purposes of this application, YAML is used to translate nested data structures that describe UVMF hierarchy and properties in a manner easily parsed by both users and scripts.

All UVMF YAML must be presented as part of a specific top-level format, shown here:

```
___
uvmf:
     interfaces:
          "<interface nameA>"
               cproperties>
          "<interface nameB>"
     util components:
          "<util componentA>"
               properties>
     environments:
          "<env nameA>"
               cproperties>
          "<env nameB>"
               cproperties>
     benches:
          "<bench nameA>"
               cproperties>
          "<bench nameB>"
               properties>
     global:
          cproperties>
```

The allowed contents within each named subsection are described below. The information can be spread across multiple files or in a single file.

### 2 Interface YAML Structure

### 2.1 Description

The interface YAML data structure contains information about an interface's name, associated transaction data, interface ports and configuration. This information is used to create the following content:

**Classes**: Transaction, interface level sequence base, random sequence, coverage, driver, monitor, agent, agent configuration, UVM reg adapter, UVM reg predictor.

**Package**: Protocol package including all classes listed above.

BFM's: Driver and monitor.

Compilation flow: File list and Makefile

### 2.2 YAML Format

Most of the content in an interface YAML file is optional but most of the available properties should be filled out in order to define a useful starting point for a UVMF interface. All properties are assigned a name and an expected data type. Top-level properties are listed in the section below along with references to BNF information for underlying structure. The order of underlying lists will be maintained in the generated output. All properties are optional unless noted otherwise.

### 2.2.1 Top-level Interface Properties

Name	Type	Description
clock (required)	string	Name of primary clock. Additional clocks must be added manually.
reset (required)	string	Name of primary reset. Additional resets must be added manually. If interface has no reset use 'dummy' and remove associated code from interface.
reset_assertion_level	True False	Assertion level for this protocol. If 'True' the protocol will use an active high reset.
vip_lib_env_variable	string	Name of environment variable that will point to the location of the source for this interface package.
veloce_ready	True False	Generated code is Veloce ready/friendly

infact_ready	True False	Produce additional files and content to enable operation with inFact intelligent stimulus generation
enable_functional_coverage	True False	Initialize the has_coverage configuration variable for the given interface to 1'b1. Default is 1'b0.
imports	List of import_schema	List of package names to be imported for use within this interface
parameters	List of parameter_def_schema	List of parameter definitions for creating type parameters for classes and interfaces
hdl_pkg_parameters	List of parameter_def_schema	List of parameter definitions to be included in the interfaces _pkg_hdl package declaration
hvl_pkg_parameters	List of parameter_def_schema	List of parameter definitions to be included in the interfaces _pkg package declaration
hdl_typedefs	List of typedef_schema	List of typedefs to be associated with the HDL side of this interface
hvl_typedefs	List of typedef_schema	List of typedefs to be associated with the HVL side of this interface
ports	List of port_schema	List of ports to be defined within the wire bundle for this interface
transaction_vars	List of transaction_schema	List defining all of the transaction variables associated with this interface
transaction_constraints	List of constraint_schema	List defining all of the constraints to be applied against transaction variables
config_vars	List of config_var_schema	List defining the configuration variables associated with this

		interface
config_constraints	List of	List defining the
	constraint_schema	constraints to be applied
		against the constraint
		variables
response_info	response_schema	Structure defining how this
		interface should act when
		configured as a responder
dpi_define	dpi_define_schema	Structure defining DPI
		source associated with this
		interface

### 2.2.2 Interface Schema Definitions

The following structures (schemas) can be used to populate information underneath the top-level properties listed in the table above.

# 2.2.2.1 import\_schema

Description	Defines a single package import
Structure	{ name: ' <name>' }</name>
Example	imports:
_	- { name: "my_pkg" }
	- { name: "my other pkg" }

### 2.2.2.2 parameter def schema

Fr. 1 - 1 - 2 - 1 - 2 - 1 - 1		
Description	Defines a single parameter definition. All arguments except 'value' are required. If 'value' is not specified the parameter will not have a default value defined.	
Structure	{ name: ' <name>', type: '<type>', value: '<value>' }</value></type></name>	
Example	<pre>parameters :</pre>	

### 2.2.2.3 typedef schema

Description	Defines a typedef. All arguments are required.	
Structure	{ name: ' <name>', type: '<type>' }</type></name>	
Example	hdl_typedefs: - { name: "addr_t", type: "bit [15:0]" }	

# 2.2.2.4 port\_schema

Description	Defines a single port definition for use in an interface wire bundle. All	
	arguments except for reset_value are required	
Structure	{ name: ' <name>', width: '<width>', dir: '<dir>', reset value: '<value>' }</value></dir></width></name>	

Example	ports:
_	- { name: "rdata", width:"32", dir: "input",
	reset_value: "32'b0123_4567" }
	- { name: "wdata", width:"32", dir: "output",
	reset_value: "'bx" }

# 2.2.2.5 transaction\_schema

Z.Z.Z.S transaction_seriema			
Description	Defines a single transaction to be placed within an interface's		
	sequence item definition. All arguments are required unless		
	surrounded with square brackets. Default for "isrand" is "False" and		
	the default for "iscompare" is "True".		
	If "isrand" is "True" the given transaction variable will be marked with		
	the SystemVerilog "rand" keyword, allowing it to be modified when		
	the transaction object's "randomize()" function is called.		
	,		
	If "iscompare" is "True" the given transaction variable will be taken		
	into consideration when two transactions are compared. "Meta" data		
	such as latency, arrival time, etc. should usually be marked with		
	"iscompare" as "False" whereas more concrete data variables such as		
	"read_data" or "address" should be compared.		
Structure	name: ' <name>'</name>		
	type: ' <type>'</type>		
	[ isrand: "True" "False" ]		
	[ iscompare: "True" "False" ]		
В 1	[ unpacked_dimension: ' <dim>' ]</dim>		
Example	transaction_vars :		
	- name: "data"		
	type: "bit [15:0]"		
	isrand: "True"		
	iscompare: "True"		
	unpacked_dimension: "[1000]"		
	- name: "latency"		
	type: "int"		
	isrand: "True"		
	iscompare: "False"		

# 2.2.2.6 config\_var\_schema

Description	Defines a configuration variable to use in the given interface. All arguments are required unless denoted with square brackets. Default for 'isrand' is 'False'.
	If "isrand" is "True" the given configuration variable will be marked with the SystemVerilog "rand" keyword, allowing it to be modified when the object's "randomize()" function is called.
Structure	<pre>name: '<name>' type: '<type>' [isrand: ("True" "False"] } [value: '<value>']</value></type></name></pre>
Example	config_vars :

<pre>- name: "block_a_cfgVar"   type: "bit [3:0]"   isrand: "True"</pre>
isrand: "True"

# 2.2.2.7 constraint\_schema

Description	Defines a constraint to be applied to the transaction variables for the given interface. All arguments are required	
Structure	{ name: ' <name>', value: '<value>' }</value></name>	
Example	<pre>transaction_constraints :     name: "address_word_align_c"     value: "{ address[1:0] == 2'b00; }"</pre>	

### 2.2.2.8 response\_schema

Description	Defines how an interface behaves when configured as a RESPONDER. All arguments are required. Any variables listed in the data array below will be flagged as variables to be returned from the driver BFM to the initiator sequence when operating as an INITIATOR. Any variables not mentioned here will be passed from the initiator sequence to the driver BFM when operating as an INITIATOR. See the UVMF User Guide section titled "Data flow within generated driver" for more detail.
Structure	<pre>operation: '<logical_operation>' data: [ <array_of_variables> ]</array_of_variables></logical_operation></pre>
Example	response_info :    operation: "~txn.wr"    data : ["data","data_parity"]

# 2.2.2.9 dpi\_schema

Z.Z.Z.3 upi_serie			
Description	Specifies that a set of DPI-C source should be created and compiled to		
	be associated with this interface. User is expected to provide a shared		
	object name, a list of desired C source files to be produced and a list of		
	DPI import and export definitions. NOTE: DPI exports are currently		
	unsupported.		
Structure	<pre>name: '<shared_object_name>'</shared_object_name></pre>		
	files: [ <array_of_c_source_files> ]</array_of_c_source_files>		
	comp_args: ` <c_compile_arguments>'</c_compile_arguments>		
	link_args: ' <c_link_arguments>'</c_link_arguments>		
	exports: [ <array export="" function="" names="" of=""> ]</array>		
	<pre>imports: [ <array_of_dpi_import_schema> ]</array_of_dpi_import_schema></pre>		
Example	dpi_define:		
F -	name: "pktPkgCFunctions"		
	files:		
	- "myFirstIfFile.c"		
	- "mySecondIfFile.c"		
	comp_args: "-c -DPRINT32 -O2 -fPIC"		
	<pre>link_args: "-shared" imports:</pre>		
	<u> </u>		
	<pre>- name: "hello_world_from_interface"    return type: "void"</pre>		
	c args: "(unsigned int variable1, unsigned int variable2)"		
	sv args:		
	- { name: "variable1", type: "int unsigned", dir: "input" }		
	- { name: "variable2", type: "int unsigned", dir: "input" }		
	- name: "good_bye_world_from_interface"		
	return_type: "void"		
	c_args: "(unsigned int variable3, unsigned int variable4)"		
	sv_args:		
	- { name: "variable3", type: "int unsigned", dir: "input" }		
	- { name: "variable4", type: "int unsigned", dir: "input" }		

# 2.2.2.10 dpi\_import\_schema

Description	Defines a DPI import function
Structure	<pre>name: '<import_function_name>' return_type: '<return_type_of_function>' c_args: '<args_string_used_in_c_function>' sv_args:</args_string_used_in_c_function></return_type_of_function></import_function_name></pre>
Example	See dpi_schema example

# 3 Utility Component YAML Structure

### 3.1 Description

Utility components are items within a UVMF environment that do not fall into the category of a sub-environment or interface. These types of components are defined within the 'util\_components' header of the overall YAML data structure. Valid types are 'predictor', 'coverage' and 'scoreboard'.

Utility components defined with the 'predictor' type contain the base content for a predictor including construction of a transaction for broadcasting through an analysis\_port. The user must add the prediction algorithm to the generated write functions associated with the analysis\_exports. As generated, when a transaction is received through any of the predictors' analysis\_exports the predictor broadcasts a transaction out of each of the predictors' analysis\_ports. This is to validate connections between the predictor and other components as defined using the tlm\_connections construct. This may cause some scoreboards within some generated environments to issue an error at the end of the simulation due to transactions remaining in the scoreboard. This is common with predictors with multiple analysis\_exports which result in multiple transaction broadcasts to scoreboards, etc.

Utility components defined with the 'coverage' type contain the base content for a coverage component including a covergroup and handle to the environment configuration object. The user must add coverpoints, bins, crosses, exclusions, etc as needed to implement the required coverage model.

Utility components defined with the 'scoreboard' type contain the base content for a custom scoreboard component. This includes instantiations for desired analysis ports and exports as well as definitions for write functions for each defined analysis export. How incoming transactions are stored and compared is left up to the user.

### 3.2 YAML Format

Top-level properties for all utility components are listed in the table below. The expectation is that individual utility components will have different overall structure but because 'predictor' components are the only defined structure at this time, only that YAML format is defined.

### 3.2.1 Top-Level Properties

Name	Туре	Description
type	"predictor coverage	Indicates what type of utility
	scoreboard"	component definition this is.
analysis_exports	List of analysis_schema	Specifies the name and type of the
		various analysis export
		components to be instantiated

		within the component.
analysis_ports	List of analysis_schema	Specifies the name and type of the
		various analysis port components
		to be instantiated within the
		component.
<pre>qvip_analysis_expo rts</pre>	List of analysis_schema	Specifies the name and type of the various analysis export components to be instantiated within the component. Unlike analysis_exports, which will instantiate an analysis "imp" of the specified sequence item type, this will trigger the creation of an "imp" of type "mvc_sequence_item_base". Incoming items will then be \$cast into the specified type of item as
		part of that port's "write" function.
parameters	List of	List of parameter definitions for
	parameter_def_schema	the given utility component

### 3.2.2 Schema definitions

The following structures (schemas) can be used to populate information underneath the top-level properties listed in the table above.

### 3.2.2.1 analysis\_schema

Description	Defines an analysis port/export to be instantiated within the given component. The 'type' field indicates the type of sequence item that the port or export will be handling.
Structure	<pre>name: '<name>' type: '<type>'</type></name></pre>
Example	<pre>analysis_ports:     name: "mem_ap"     type: "mem_item"     name: "pkt_ap"     type: "pkt_item"</pre>

### 3.2.2.2 parameter\_def\_schema

D			
Description	Defines a single parameter definition. All arguments except 'value'		
	are required. If 'value' is not specified the parameter will not have a		
	default value defined.		
Structure	{ name: ' <name>', type: '<type>', value: '<value>' }</value></type></name>		
Example	parameters :		
	- { name: "ADDR_WIDTH", type: "int", value: "16" }		

### 4 Environment YAML Structure

### 4.1 Description

The environment YAML data structure contains information about an environment's name, instantiated components and sub-environments, TLM connectivity and configuration. This information is used to create the following content:

**Classes**: Environment, environment configuration, predictors, coverage collection components, environment level sequence base.

Package: Environment package.

**Compilation flow**: File list and Makefile

### 4.2 YAML Format

Most of the content in an environment YAML file is optional but most of the available properties should be filled out in order to define a useful starting. All properties are assigned a name and an expected data type. Top-level properties are listed in the section below along with references to BNF information for underlying structure. The order of underlying lists will be maintained in the generated output. All properties are optional unless noted otherwise.

### 4.2.1 Top-Level Properties

Name	Type	Description
agents	List of	Ordered list of underlying agents
	component_schema	(interfaces) to instantiate within this
		environment. The YAML definition
		for agents must be provided as part of
		the script run.
non_uvmf_components	List of component	Ordered list of underlying
	schema	components not defined using
		util_components.
qvip_memory_agents	List of component	Ordered list of agents associated with
	schema	QVIP memory models.
parameters	List of	List of parameter definitions for
	parameter_def_schema	creating type parameters for classes
hvl_pkg_parameters	List of	List of parameter definitions to be
	parameter_def_schema	included in the interfaces _pkg
		package declaration
imports	List of import_schema	Specify packages to import for this
		environment's package definition
analysis_components	List of	Ordered list of underlying analysis
	component_schema	components (i.e. predictors or
		coverage components) to instantiate
		within this environment. The YAML
		definition for each component must

		be provided as part of the run.
scoreboards	List of	List of built-in UVMF scoreboard
	scoreboard_schema	components to instantiate within this
		environment
subenvs	List of	List of sub-environments to
	component_schema	instantiate within this environment.
	•	YAML definitions for each sub-
		environment must be provided.
qvip_subenvs	List of	List of QVIP Configurator-generated
	qvip_subenv_schema	sub-environments to instantiate
		within this environment. YAML
		definitions for these environments
		must be provided.
analysis_ports	List of	List of UVM analysis port components
	tlm_port_schema	and their connection information to
	•	be used in this environment.
analysis_exports	List of	List of UVM analysis export
	tlm_port_schema	components and their connection
		information to be used in this
		environment.
tlm_connections	List of tlm_schema	Specify how all of the components
		within this environment will be
		connected together.
qvip_connections	List of	Specify how the QVIP components
	qvip_tlm_schema	within this environment should be
		connected.
config_vars	List of	Defines configuration variables to use
	config_var_schema	in controlling this environment
config_constraints	List of	Defines constraints associated with
	constraint_schema	the configuration variables for this
		environment
imp_decls	List of	Defines the names of imp_decl macros
	imp_decl_schema	to be defined for this environment.
register_model	register_model_schema	Specifies characteristics of the desired
		register model to instantiate and
		connect in this environment.
dpi_define	dpi_define_schema	Structure defining DPI source
		associated with this environment. See
		<pre>Interface dpi_define_schema for</pre>
		more details, structure is identical.
typedefs	typedef_schema	Specifies typedefs to be defined in this
		<pre>environment. See typedef_schema</pre>
		for more details.

### 4.2.2 Schema definitions

The following structures (schemas) can be used to populate information underneath the top-level properties listed in the table above.

### 4.2.2.1 component\_schema

Description	Defines a component. Optional arguments are shown in square	
<b>F</b>	brackets. The 'extdef' value specifies if this component is defined	
	•	
	within the YAML (default) or externally, allowing an undefined	
	component to be instantiated.	
Structure	name: ' <name>'</name>	
	type: ' <type>'</type>	
	[parameters: <parameter_use_schema> ]</parameter_use_schema>	
Example	agents:	
_	- name: "control_plane_in"	
	type: "mem"	
	<pre>initiator_responder: "INITIATOR"</pre>	
	parameters:	
	<pre>- { name: "ADDR_WIDTH", value: "CP_IN_ADDR_WIDTH" }</pre>	
	<pre>- { name: "DATA_WIDTH", value: "CP_IN_DATA_WIDTH" }</pre>	
Example	non_uvmf_components:	
•	- name: "block_pred_inst"	
	type: "block_predictor"	
	parameters:	
	<pre>- { name: "ADDR_WIDTH", value: "CP_IN_ADDR_WIDTH" }</pre>	
	{ name: "DATA_WIDTH", value: "CP_IN_DATA_WIDTH" }	
Example	<pre>qvip_memory_agents:</pre>	
•	- name: "ddr2_agent"	
	type: "qvip_memory_agent"	
	parameters:	
	<pre>- { name: "CONFIG_T", value: "ddr_vip_config" }</pre>	
	{ name: "TRANS_T", value: "ddr_mem_xfer" }	

# 4.2.2.2 scoreboard\_schema

Description	Defines a scoreboard. Optional arguments are shown in square	
	brackets. The 'extdef' value specifies if this component is defined	
	within the YAML (default) or externally, allowing an undefined	
	component to be instantiated.	
Structure	name: ' <name>'</name>	
	sb_type: ' <type>'</type>	
	trans type: ' <type>'</type>	
	[parameters: <parameter_use_schema> ]</parameter_use_schema>	
Example	scoreboards:	
1	- name: "control plane in sb"	
	sb type: "uvmf in order scoreboard array"	
	trans type: "mem transaction"	
	parameters:	
	- { name: "ARRAY_DEPTH", value: "NUM_CHANNELS" }	

# 4.2.2.3 parameter\_use\_schema

	pair for the component's instantiation
Structure	{ name: ' <name>', value: '<value>'}</value></name>
Example	<pre>agents:     name: "control_plane_in"     type: "mem"     parameters:</pre>

# 4.2.2.4 parameter\_def\_schema

Description	Defines a single parameter definition. All arguments except 'value' are required. If 'value' is not specified the parameter will not have a default value defined.
Structure	{ name: ' <name>', type: '<type>', value: '<value>' }</value></type></name>
Example	<pre>parameters :</pre>

# 4.2.2.5 import\_schema

Description	Defines a single package import
Structure	{ name: ' <name>' }</name>
Example	imports:
_	- { name: "my_pkg" }
	- { name: "my_other_pkg" }

# 4.2.2.6 qvip\_subenv\_schema

Description	Defines a QVIP sub-environment to instantiate	
Structure	{ name: ' <name>', type: '<type>' }</type></name>	
Example	<pre>qvip_subenvs:</pre>	
	- { name: "qvip env", type: "axi4 2x2 fabric qvip" }	

# 4.2.2.7 tlm\_port\_schema

Description	Defines a TLM port/export to instantiate. The "type" field defines the transaction type that the component will be parameterized to and the "connected_to" field indicates what will be driving/consuming items associated with this component.
Structure	<pre>name: '<name>' trans_type: '<type>' connected_to: '<item>'</item></type></name></pre>
Example	<pre>analysis_ports :     name: "control_plane_in_ap"     type: "mem_transaction"     connected_to: "control_plane_in.monitored_ap"</pre>

### 4.2.2.8 tlm schema

Description	Defines a TLM connection within the environment. The "driver" field	
	should be a reference to a port emitting items and the "receiver"	

	should be a reference to an export/imp consuming items.
Structure	driver: ' <driving_port>', receiver: '<receiving_port>'</receiving_port></driving_port>
Example	<pre>tlm_connections :     driver: "control_plane_in.monitored_ap"     receiver: "block_a_pred.control_plane_in_ae"     driver: "secure_data_plane_in.monitored_ap"     receiver: "block a pred.secure data plane in ae"</pre>

# 4.2.2.9 qvip\_tlm schema

Description	Defines a TLM connection within the environment involving a QVIP component as the driver. The "driver" field should be a reference to a QVIP agent underneath its containing QVIP sub-environment, the "ap_key" should refer to the associative array string key within the agent's analysis port array and the "receiver" should be a reference to an export/imp consuming items.  In the example below, the QVIP sub-environment name is "qvip_env" and the underlying agents are "mgc_axi4_m0" in the first entry and "mgc_axi4_m1" in the second.  See the UVM Framework Users Guide for a look-up table of default AP
	keys that are defined for each QVIP protocol.
Structure	<pre>driver: '<driving_agent>', ap_key: '<key>', receiver:    '<receiving_port>'</receiving_port></key></driving_agent></pre>
Example	qvip connections :
	- driver: "qvip_env.mgc_axi4_m0" ap_key: "trans_ap" receiver: "block_a_pred.control_plane_in_ae" - driver: "qvip_env.mgc_axi4_m1" ap_key: "trans_ap" receiver: "block a pred.secure data plane in ae"

# 4.2.2.10 config\_var\_schema

Description	Defines a configuration variable to use in the given environment. All arguments are required unless denoted with square brackets. Default
	for 'isrand' is 'False'.
	If "isrand" is 'True' the given configuration variable will be marked with the SystemVerilog "rand" keyword, allowing it to be modified
	when the object's "randomize()" function is called.
Structure	<pre>name: '<name>' type: '<type>' [isrand: ("True" "False"] } [value: '<value>']</value></type></name></pre>
Example	<pre>config_vars :     name: "block_a_cfgVar"     type: "bit [3:0]"     isrand: "True"</pre>

# 4.2.2.11 constraint\_schema

Description	Defines a constraint to be applied to the configuration variables for the	
	given environment. All arguments are required	
Structure	{ name: ' <name>', value: '<value>' }</value></name>	
Example	<pre>config_constraints :     name: "address_word_align_c"     value: "{ address[1:0] == 2'b00; }"</pre>	

# 4.2.2.12 imp\_decl\_schema

Description	Specify that an imp_decl macro be defined for this environment
	package.
Structure	{ name: ' <name>' }</name>
Example	<pre>imp_decls :</pre>
	- name: "mem_EXPECTED"
	- name: "mem_ACTUAL"

# 4.2.2.13 reg\_model\_schema

11212125 1 Cg_11104C1_501C1114	
Description	Specify how a given UVM register model should be instantiated and
	connected in the environment. The use_adapter and
	use_explicit_prediction entries default to `True'. NOTE: At
	this time only one map entry is supported. Any more will be ignored.
Structure	use_adapter: 'True'   'False'
	use_explicit_prediction: `True'   `False'
	maps:
	- { name: ' <map_name>', interface: '<interface_name>' }</interface_name></map_name>
Example	register_model :
_	use adapter: "True"
	use_explicit_prediction: "True"
	maps:
	- { name: "bus_map", interface: "control_plane_in" }

### 4.2.2.14 typedef\_schema

Description	Defines a typedef. All arguments are required.
Structure	{ name: ' <name>', type: '<type>' }</type></name>
Example	typedefs :
	- { name: "addr_t", type: "bit [15:0]" }

### 5 Test Bench YAML Structure

### 5.1 Description

The test bench YAML data structure contains information about an bench's name, top-level environment and a host of optional data regarding how to drive clocks and resets as well as active vs. passive mode settings for underlying BFMs. This information is used to create the following content:

**Classes**: top level test, top level virtual sequence.

**Packages**: top level test package, top level sequence package. Top level parameters package.

**Modules**: hdl\_top, hvl\_top.

Compilation flow: File list and Makefile

### 5.2 YAML Format

Nearly all of the potential content in the bench YAML file is optional. The file is primarily intended to indicate top-level hierarchy and trigger the creation of the appropriate bench-level output. All properties below are optional unless noted otherwise.

### 5.2.1 Test bench variables

Name	Type	Description
top_env	string	(Required) Specify the name of
		the top-level environment to
		instantiate in this bench. YAML
		definition for this environment must be provided.
top_env_params	List of	List of parameters to apply at the
	parameter_use_schema	instantiation of the top-level
		environment
parameters	List of	List of parameters to be defined
	parameter_def_schema	at the top-level
veloce_ready	True False	Produce emulation-ready code
		when set to "True"
infact_ready	True False	Test bench generated is inFact
		ready. Makefile contains
		variables, switches, and
		arguments to run inFact.
use_coemu_clk_rst_gen	True False	Defaults to False. If True, the
		bench will utilize more complex

		but more capable clock and reset generation utilities.
clock_half_period	string	Time duration of half period. Example: '6ns', or '6'
clock_phase_offset	string	Time duration before first clock edge. Exaple: '25ns' or '25'
reset_assertion_level	True False	Assertion level of reset signal driven by test bench.
reset_duration	string	Time duration reset is asserted at start of simulation. Example: '100ns', or '100'
active_passive	List of active_passive_schema	Specify active/passive mode of operation for any underlying BFMs. Default is "ACTIVE".
interface_params	List of interface_param_schema	Structure describing how any underlying BFMs should be parameterized
imports	List of import_schema	List indicating all of the packages that should be imported by this bench package
additional_tops	List of string	List extra top-level modules to be instantiated within the test bench

### 5.2.2 Schema definitions

The following structures (schemas) can be used to populate information underneath the top-level properties listed in the table above.

### 5.2.2.1 parameter\_use\_schema

Description	Used as part of a component schema, defines a parameter name/value pair for the component's instantiation
Structure	{ name: ' <name>', value: '<value>'}</value></name>
Example	<pre>agents:</pre>

# 5.2.2.2 parameter\_def\_schema

Description	Defines a single parameter definition. All arguments are required.
Structure	{ name: ' <name>', type: '<type>', value: '<value>' }</value></type></name>
Example	<pre>parameters :</pre>

### 5.2.2.3 import\_schema

Description	Defines a single package import
Structure	{ name: ' <name>' }</name>
Example	imports:
	- { name: "my_pkg" }
	- { name: "my_other_pkg" }

### 5.2.2.4 active passive schema

	_
Description	Specifies if the given BFM (specified by bfm_name) is ACTIVE or
	PASSIVE for this testbench. If left unspecified an agent will be ACTIVE.
Structure	<pre>bfm_name: '<name>' value: "ACTIVE" "PASSIVE"</name></pre>
	value. Nelly   IMBBIVE
Example	active_passive :
	- { bfm_name: "mem_agent", value: "ACTIVE" }
	- { bfm_name: "dma_agent", value: "PASSIVE"}

### 5.2.2.5 interface\_param\_schema

Description	Specifies how a given BFM should be parameterized when instantiated within the bench
Structure	{ bfm_name: ' <name>', value: [ parameter_use_schema ] }</name>
Example	<pre>interface_params:     - bfm_name: "control_plane_in"     value:         - { name: "ADDR_WIDTH", value: "16" }         - { name: "DATA WIDTH", value: "32" }</pre>

### 6 Global Data YAML Structure

### 6.1 Description

The global data structure provides information that can be used across all other types of objects (interfaces, environments, benches, etc).

### **6.2 YAML Format**

All global data structures are optional. All global schemas must reside underneath a top-level keyword called "global".

# **6.2.1** Schema definitions

The following structures can be used to define global data for a generation operation

# 6.2.1.1 header\_schema

Description	Used to define a global header that is placed at the top of all files that inherit the base template file (all SystemVerilog files). Given that headers are frequently multi-line strings, it is recommended to format this entry as a YAML "block scalar", using the pipe (" ") symbol, as shown in the example below
Structure	{ header: ' <string>'}</string>
Example	<pre>uvmf:     global:     header:           // Header that will be used across all files         // (c) My Company</pre>