**Module: 7 Segment Display**

**Tested By: Antonio Jimenez**

All tests passed with no errors.

Requirement Tag: SEG\_DISP\_01

Test Case ID: SEG\_DISP\_TC\_1

* Passed
* Method of Testing: Testbench Assertion

--------------------

SEG\_DISP\_TC\_1 BEGIN

--------------------

Value = 0

Expected = 11000000

Actual = 11000000

PASS

Value = 1

Expected = 11111001

Actual = 11111001

PASS

Value = 2

Expected = 10100100

Actual = 10100100

PASS

Value = 3

Expected = 10110000

Actual = 10110000

PASS

Value = 4

Expected = 10011001

Actual = 10011001

PASS

Value = 5

Expected = 10010010

Actual = 10010010

PASS

Value = 6

Expected = 10000010

Actual = 10000010

PASS

Value = 7

Expected = 11111000

Actual = 11111000

PASS

Value = 8

Expected = 10000000

Actual = 10000000

PASS

Value = 9

Expected = 10010000

Actual = 10010000

PASS

--------------------

SEG\_DISP\_TC\_1 END

--------------------

Requirement Tag: SEG\_DISP\_02

Test Case ID: SEG\_DISP\_TC\_2

* Passed
* Method of Testing: Testbench Assertion

--------------------

SEG\_DISP\_TC\_2 BEGIN

--------------------

Value = 0

Expected = 11000000

Actual = 11000000

PASS

Value = 1

Expected = 11111001

Actual = 11111001

PASS

Value = 2

Expected = 10100100

Actual = 10100100

PASS

Value = 3

Expected = 10110000

Actual = 10110000

PASS

Value = 4

Expected = 10011001

Actual = 10011001

PASS

Value = 5

Expected = 10010010

Actual = 10010010

PASS

Value = 6

Expected = 10000010

Actual = 10000010

PASS

Value = 7

Expected = 11111000

Actual = 11111000

PASS

Value = 8

Expected = 10000000

Actual = 10000000

PASS

Value = 9

Expected = 10010000

Actual = 10010000

PASS

--------------------

SEG\_DISP\_TC\_2 END

--------------------

Requirement Tag: SEG\_DISP\_03

Test Case ID: SEG\_DISP\_TC\_3

* Passed
* Method of Testing: Testbench Assertion

--------------------

SEG\_DISP\_TC\_3 BEGIN

--------------------

Value = 0

Expected = 11000000

Actual = 11000000

PASS

Value = 1

Expected = 11111001

Actual = 11111001

PASS

Value = 2

Expected = 10100100

Actual = 10100100

PASS

Value = 3

Expected = 10110000

Actual = 10110000

PASS

Value = 4

Expected = 10011001

Actual = 10011001

PASS

Value = 5

Expected = 10010010

Actual = 10010010

PASS

Value = 6

Expected = 10000010

Actual = 10000010

PASS

Value = 7

Expected = 11111000

Actual = 11111000

PASS

Value = 8

Expected = 10000000

Actual = 10000000

PASS

Value = 9

Expected = 10010000

Actual = 10010000

PASS

--------------------

SEG\_DISP\_TC\_3 END

--------------------

Requirement Tag: SEG\_DISP\_04

Test Case ID: SEG\_DISP\_TC\_4

* Passed
* Method of Testing: Testbench Assertion

--------------------

SEG\_DISP\_TC\_4 BEGIN

--------------------

Value = 0

Expected = 11000000

Actual = 11000000

PASS

Value = 1

Expected = 11111001

Actual = 11111001

PASS

Value = 2

Expected = 10100100

Actual = 10100100

PASS

Value = 3

Expected = 10110000

Actual = 10110000

PASS

Value = 4

Expected = 10011001

Actual = 10011001

PASS

Value = 5

Expected = 10010010

Actual = 10010010

PASS

Value = 6

Expected = 10000010

Actual = 10000010

PASS

Value = 7

Expected = 11111000

Actual = 11111000

PASS

Value = 8

Expected = 10000000

Actual = 10000000

PASS

Value = 9

Expected = 10010000

Actual = 10010000

PASS

--------------------

SEG\_DISP\_TC\_4 END

--------------------

Requirement Tag: SEG\_DISP\_05

Test Case ID: SEG\_DISP\_TC\_5

* Passed
* Method of Testing: Testbench Assertion

--------------------

SEG\_DISP\_TC\_5 BEGIN

--------------------

Value = 0

Expected = 11000000

Actual = 11000000

PASS

Value = 1

Expected = 11111001

Actual = 11111001

PASS

Value = 2

Expected = 10100100

Actual = 10100100

PASS

Value = 3

Expected = 10110000

Actual = 10110000

PASS

Value = 4

Expected = 10011001

Actual = 10011001

PASS

Value = 5

Expected = 10010010

Actual = 10010010

PASS

Value = 6

Expected = 10000010

Actual = 10000010

PASS

Value = 7

Expected = 11111000

Actual = 11111000

PASS

Value = 8

Expected = 10000000

Actual = 10000000

PASS

Value = 9

Expected = 10010000

Actual = 10010000

PASS

--------------------

SEG\_DISP\_TC\_5 END

--------------------

Requirement Tag: SEG\_DISP\_06

Test Case ID: SEG\_DISP\_TC\_6

* Passed
* Method of Testing: Testbench Assertion

--------------------

SEG\_DISP\_TC\_6 BEGIN

--------------------

Value = 0

Expected = 11000000

Actual = 11000000

PASS

Value = 1

Expected = 11111001

Actual = 11111001

PASS

Value = 2

Expected = 10100100

Actual = 10100100

PASS

Value = 3

Expected = 10110000

Actual = 10110000

PASS

Value = 4

Expected = 10011001

Actual = 10011001

PASS

Value = 5

Expected = 10010010

Actual = 10010010

PASS

Value = 6

Expected = 10000010

Actual = 10000010

PASS

Value = 7

Expected = 11111000

Actual = 11111000

PASS

Value = 8

Expected = 10000000

Actual = 10000000

PASS

Value = 9

Expected = 10010000

Actual = 10010000

PASS

--------------------

SEG\_DISP\_TC\_6 END

--------------------