


6-T SRAM Cell Sizing:

Typical MOS Parameters:

- $V_{dd} = 5V$
- $L_{min} = 0.4\mu m$
- $W_{min} = 0.6\mu m$
- $V_{tn} = 0.49V$ (NMOS threshold voltage)
- $V_{tp} = -0.66V$ (PMOS threshold voltage)
- $\mu_n = 445 \text{ cm}^2/Vs$ (NMOS mobility)
- $\mu_p = 151 \text{ cm}^2/Vs$ (PMOS mobility)

A schematic diagram of a standard 6-T SRAM cell is given below:



1. Read Operation:

Assuming logic 0 is stored in the cell i.e, $V_1=0V$ & $V_2=5V$.
WL is connected to V_{dd} .

Transistor Region of Operation:

- M1 Linear Region
- M2 Cutoff Region

- M3 Saturation Region
- M4 Cutoff Region
- M5 Cutoff Region
- M6 Linear Region

The data read operation should not destroy the stored information.

The key design issue for the data-read operation is to guarantee that the voltage V_1 , does not exceed the threshold voltage of M2 so that the transistor M2 remains turned off during the read phase, i.e., $V_1 \leq V_{tn}$.

Now to maintain the stored data and considering the design constraint we can say that M1 should be stronger than M3.

After solving the I_d equation for M1 and M3 we get:

$$\frac{(W/L)_3}{(W/L)_1} < \frac{[2(V_{dd} - V_{tn})V_1 - V_1^2]}{(V_{dd} - V_1 - V_{tn})^2}$$

Eq - 1

2. Write Operation:

Assuming logic 1 is stored in the cell i.e, $V_1=5V$ & $V_2=0$.

WL is connected to V_{dd} .

BL = 0V & BLB = 5V. (Means we are trying to write logic 0 in the cell.)

Transistor Region of Operation:

- M1 Cutoff Region
- M2 Linear Region
- M3 Saturation Region
- M4 Saturation Region
- M5 Linear Region
- M6 Cutoff Region

The cell should allow modification of the stored information.

To change the stored information, i.e., to force V_1 to 0 V, and V_2 to V_{dd} , the node voltage V_1 , must be reduced below the threshold voltage of M2 so that M2 turns off first.

Now to modify the stored data and considering the design constraint we can say that M3 should be stronger than M5.

After solving the Id equation for M3 and M5 we get:

$$\frac{(W/L)_5}{(W/L)_3} < \frac{u_n}{u_p} * \frac{[2(V_{dd} - V_{tn})V_1 - V_1^2]}{(V_{dd} + V_{tp})^2}$$

Eq - 2

Note: When circuit starts operating, and V1 node reaches to Vtn voltage then M3 will be in linear and M5 will be in saturation region.

Now using typical MOS parameters as given above and taking V1=Vtn=0.49V and **L=0.4um** (for all MOS).

From Eq -2 we get:

$$\frac{(W)_5}{(W)_3} < 0.654$$

From Eq - 1 we get:

$$\frac{(W)_3}{(W)_1} < 0.258$$

Taking **W₅ = 0.6um** (since from above analysis we get strength of M1 > M3 > M5)

Then **W₃ = 1um** and **W₁ = 3.9um**.