CSE 834 Low Pass Filter

Derek Weitzel & Yutaka Tsutano

December 10, 2010

1 Introduction

Low pass filters are used in many applications from noise filtering to RF modulation. Low pass filters are well understood, and include logically simple components: registers, adders, and multipliers. In this project, we will design a low power low pass filter using VHDL and the Cadence hardware designer. We will include optimizations for power such as reducing components and reducing transitions.

In section 2, we will discuss our design philosophy and design decisions. In section 3 we will describe how we constructed the components and connected them. Finally, in section 4, we will discuss problems we experienced in our design and the tools we used.

2 Design

2.1 Q15 Format

For our filter design, fixed format number format called Q is used. Unlike floating point numbers, Q-format numbers require only a standard integer Arithmetic Logic Unit (ALU) to perform rational number calculations. This means that we do not need to add an Floating Point Unit (FPU) to our design, which requires additional power.

Q format numbers are represented using the Q notation which is written as Qm, n where m is the number of bits set aside to designate the two's complement integer portion of the number, and n is the number of bits used to designate the fractional portion of the number.

In our case, we use simplified notation Qn since we assume that the numbers are normalized into the range of [-1,1). Notice that this assumption does not affect the generality of the filter, but it simplifies the multiplication operation because the multiplication result never exceeds the range of [-1,1).

Figure 6 shows the comparison between two's complement integer and Q7 numbers. The only difference between the two is the weight assigned for each bit.




Figure 1: Comparison between integer and Q7 format.

2.2 Filter Characteristics

Coefficient	Value	Q15
C_0	-0.022663985459552	1111110100011010
C_1	1.04697822237622e-17	00000000000000000
C_2	0.273977082565524	0010001100010001
C_3	0.497373805788057	0011111110101001
C_4	0.273977082565524	0010001100010001
C_5	1.04697822237622e-17	00000000000000000
C_6	-0.022663985459552	1111110100011010

Table 1: Coefficient values.

The coefficients for the filter is shown in Table 1. These values were computed using Filter Design & Analysis Tool (Figure 2) in Matlab Signal Processing Toolbox which is one of the most widely used filter design tools in the industry. We have chosen a 8th order FIR filter with a Hamming window. This filter is also one of the most widely used in the industry and has straight-forward characteristic.

2.3 Input & Output

The input and output of our design are shown in Table 2. The external clock will allow us to connect to arbitrary clocked external input, as long as it meets the timing requirements of our design. The 16 bit input and output are in the Q15 format described in Section 2.1. The Q15 format is an industry standard, hence we expect that these required input formats are reasonable.




Figure 2: Matlab Filter Design & Analysis Tool.

Input/Output	Description	Bits
Input	Clock	1
Input	Data In	16
Output	Convolution	16

Table 2: Description of input and output to the filter.

2.4 Power Optimization

We will optimize power by removing duplicate multipliers. These duplicate multipliers are created because the filter is symmetric, therefore an adder can be used remove an adder. In the naive filter, shown in Figure 3, the constant is multiplied against each register value. Since the constants are symmetric, ie C0 is the same as C6, this can be optimized using the associative rule. In Figure 4, you can see that we have removed 3 of the multipliers. Instead, we add the values in the registers before multiplying the constants. This eliminates 3 large and power draining multipliers. It also simplifies the final adder from 7 input to 4.




Figure 3: Naive filter implementation.

The adders shown at the bottom of Figure 4 are frequently changing as the final value is stabilized through the convolution hardware above. Therefore, it is important that this hardware is optimized for power. With reducing the number of transistors as our goal, we designed ripple-carry adders to do the final addition. The ripple-carry adders have less hardware than the optimized version that VHDL synthesized when doing a '+'. Also, the ripple carry adders will localize any transition to only the nodes that require it.

Compare the ripple carry to propagate/carry (PG) adders that are designed to optimize latency. The PG adders have significantly more hardware since it has to pre-calculate propagates and carries.




Figure 4: Optimized filter implementation.

We also attempted to use a clock-gated D flip flop seen in Figure 5. While doing simulations of the VHDL, we discovered that this design was flawed. When the clock was high, Q stabilized to the value of D. This is because the XOR gate with the clock and the D input would cause the 'clock' input to the flip flop to change, therefore causing it to save the input. The clock-gated D flip-flop acted as a latch. We did not use this optimization in the final design.

3 Implementation

3.1 Dataflow

In this section I will describe the dataflow shown in Figure 4. The figure outlines the top level components that are described later in section 3.2.

We designed the filster to have 7 16-bit registers. Each of the 7 registers' data is connected to the next register. At each clock pulse, the registers' data is shifted to the next register. The input is placed at D0 and the value stored in D6 is not saved.




Figure 5: Clock gating low power flip-flop (Credit: Sharad Seth).

For D0 through D2, the registers' output is also connected to an adder. Because the filter is symmetric, we are able to add two register values together before multiplying by the constants C0 through C2. After the addition, the values are multiplied by the constants specified in Table 1. The products are then summed using three ripple-carry adders.

3.2 VHDL Design

We decided to design our filter using as much HDL as possible. Therefore, every component is written in VHDL, and are synthesized for the final design. The VHDL is separated into components listed below. These components are then synthesized using the rc and Encounter cadence synthesizer.

Separate components:

- SHIFT_REG: Shift Register (Appendix A.2.1)
 - D_FF: D-Flip Flop (Appendix A.2.2)
- CONV_MULT: Convolution (Appendix A.3.1)
- SUM: Summation (Appendix A.4.1)
 - ADD16: 16-Bit Adder (Appendix A.4.2)
 - * FULL_ADDER: Full Adder (Appendix A.4.3)

The source of the VHDL components are included in the appendix.

During early synthesis, we found that the standard libraries did not have a flip-flop available. We needed a flip-flop in order to create our registers. Therefore, we created a D Flip Flop using the structural specification.

3.3 Functional Verification

To verify the correctness of the VHDL design files, we have written a C++ program that generates test cases. This program first generates test input with random noise. Then it computes the output using the equivalent filter algorithm in Q15 format. The result is stored in a text file (Appendix B.2) which can be read by a VHDL testbench filter_tb.vhd (Appendix A.1.1).




Figure 6: ModelSim from Mentor Graphics was used for VHDL simulation.

For VHDL simulation, we used ModelSim from Mentor Graphics. This tool loads and compiles all VHDL files including the test bench, then shows the waveform and output to the window. Our testbench file follows the VHDL standard and prints the results into a text file, so it should work on other environments other than ModelSim.

Figure 7 shows a waveform of one of the test cases. It clearly shows that the high-frequency noise is filtered out.

We verified that the every bit of the C++ program output and VHDL testbench output matched, therefore the VHDL should be correct with high probability.




Figure 7: Example of one of the test cases.


3.4 Synthesis

Synthesis was done using rc cadence synthesizer and the Encounter tool. For the encounter tool, we followed the instructions listed in lab 3. The Encounter routing and placement on the CONV_MULT component took 45 minutes to complete while the FullAdder was near instant. See Figure 8 for the synthesized convolution hardware.

3.5 Final Layout & Routing

Since each component was designed in a separate VHDL file, they had to be connected at a high level. See Figure 9 for the schematic of the connected high level components. This logical layout closely resembles the layout shown in Figure 4.

After creating the schematic, we used the Cadence router to route between the top level components. The chip size needed to be increased to 2500x2500 microns in order to accommodate the components. The convolution chip alone is 1500x1500 microns. The routing completes in about an hour with no un-routable endpoints. See Figure 10 for the routed final layout.



 $Figure \ 8: \ Convolution \ hardware \ after \ synthesis.$




Figure 9: Filter Schematic.




Figure 10: Filter Routed.

4 Conclusion

In this project, we created a power optimized low pass filter. We avoid using a floating point unit by utilizing the Q15 format. The filter is symmetric, allowing for optimizations. The input and output is kept simple. The power optimizations where done at design time using the algorithmic level. The components where developed in VHDL. The design was verified both at the functional level with a C++ program, and using the VHDL through a simulator. The components where synthesized using the Cadence tools. Finally, the layout was done using the autorouter in Cadence.

Both the DRC and LVS for the final layout failed. During autorouting, the router introduced DRC errors. LVS fails due to a cadence configuration error that I was unable to correct. Although both DRC and LVS fail, the VHDL simulates correctly and is functionally correct.

A VHDL Design Files

A.1 Top Level

A.1.1 Test Bench (filter_tb.vhd)

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.std_logic_signed.all;
4 use IEEE.numeric_std.all;
5 use IEEE.std_logic_textio.all;
6 library STD;
  use STD. textio.all;
   entity TB is
9
10 end TB;
11
   architecture FILTER_TEST of TB is
12
13
       -- Inputs.
14
15
       signal sample: std_logic_vector(15 downto 0);
16
       signal load: std_logic;
17
18
       -- Output.
19
       signal filtered: std_logic_vector(15 downto 0);
20
21
       component FILTER is
22
           port (
                sample: in std_logic_vector(15 downto 0);
23
24
                load: in std_logic;
                filtered: out std_logic_vector(15 downto 0)
25
26
            );
       end component;
27
28
29
       --- type TEXTFILE is file of String;
       file INFILE: TEXT open READ_MODE is "input.txt";
30
       file OUTFILE: TEXT open WRITEMODE is "output.txt";
31
32
       for C0: FILTER use entity work.FILTER(BEHAVIORAL);
33
  begin
34
35
       C0: FILTER port map (sample, load, filtered);
36
37
38
       process
39
            variable v_ln: line;
```

```
variable v_sample: std_logic_vector(15 downto 0);
40
       begin
41
           42
           for I in 0 to 50 loop
43
44
               load \ll '0';
               wait for 100 ps;
45
               load <= '1';
46
               wait for 100 ps;
47
           end loop;
48
49
           load <= '0':
50
51
           for I in 0 to 100 loop
               readline (INFILE, v_ln);
52
               read(v_ln, v_sample);
53
               sample <= v_sample;
54
               load <= '0';
55
               write (v_ln, filtered);
56
                writeline (OUTFILE, v_ln);
57
               wait for 10 ns;
58
               load <= '1';
59
               wait for 10 ns;
60
           end loop;
61
62
           wait;
       end process;
63
64
65
  end FILTER_TEST;
```

A.1.2 Top Level Component (filter.vhd)

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.std_logic_unsigned.all;
  use IEEE.numeric_std.all;
5
   entity FILTER is
6
7
       port (
           sample: in std_logic_vector(15 downto 0);
8
           load: in std_logic;
9
           filtered: out std_logic_vector(15 downto 0)
10
11
       );
   end FILTER;
12
13
   architecture BEHAVIORAL of FILTER is
```

```
signal D0, D1, D2, D3, D4, D5, D6: std_logic_vector(15 downto
15
            (0);
       signal M0, M1, M2, M3: std_logic_vector(15 downto 0);
16
       signal c_out: std_logic;
17
18
       component SHIFT_REG is
19
20
           port (
21
                sample: in std_logic_vector(15 downto 0);
22
                load: in std_logic;
23
                D0, D1, D2, D3, D4, D5, D6: out std_logic_vector(15)
                   downto 0)
24
            );
       end component;
25
26
27
       component SUM16 is
           port (
28
29
                M0, M1, M2, M3: in std_logic_vector(15 downto 0);
30
                S: out std_logic_vector(15 downto 0);
                c_out: out std_logic
31
32
            );
33
       end component;
34
35
       component CONV_MULT is
36
           port (
                D0, D1, D2, D3, D4, D5, D6: in std_logic_vector(15
37
                   downto 0):
                C0, C1, C2, C3: in std_logic_vector(15 downto 0);
38
39
                M0, M1, M2, M3: out std_logic_vector(15 downto 0)
40
            );
       end component;
41
42
       for SRO: SHIFT_REG use entity work.SHIFT_REG(BEHAVIORAL);
43
       for CMO: CONV_MULT use entity work.CONV_MULT(BEHAVIORAL);
44
       for SUM0: SUM16 use entity work.SUM16(BEHAVIORAL);
45
46
47
   begin
48
49
       SR0: SHIFT_REG port map (sample, load, D0, D1, D2, D3, D4, D5
           , D6);
50
       CMO: CONVMULT port map (D0, D1, D2, D3, D4, D5, D6,
51
                "1111110100011010", "0000000000000000000,
52
                "0010001100010001", "0011111110101001",
53
54
                M0, M1, M2, M3);
       SUM0: SUM16 port map (M0, M1, M2, M3, filtered, c_out);
55
```

```
5657 end BEHAVIORAL;
```

A.2 Shift Register

A.2.1 Shift Register (shiftreg.vhd)

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.std_logic_signed.all;
  use IEEE.numeric_std.all;
5
6
   entity SHIFT_REG is
7
       port (
           sample: in std_logic_vector(15 downto 0);
8
9
           load: in std_logic;
           D0, D1, D2, D3, D4, D5, D6: out std_logic_vector(15)
10
              downto 0)
11
       );
12
   end SHIFT_REG;
13
   architecture BEHAVIORAL of SHIFT_REG is
14
15
       signal T0, T1, T2, T3, T4, T5, T6: std_logic_vector(15 downto
16
           (0);
17
       component D_FF is
18
19
           port (
               D: in std_logic_vector(15 downto 0);
20
21
               CLK: in std_logic;
22
               Q: out std_logic_vector(15 downto 0)
23
           );
24
       end component;
25
       for C0: D_FF use entity work.D_FF(BEHAVIORAL);
26
       for C1: D_FF use entity work.D_FF(BEHAVIORAL);
27
       for C2: D_FF use entity work.D_FF(BEHAVIORAL);
28
       for C3: D_FF use entity work.D_FF(BEHAVIORAL);
29
       for C4: D_FF use entity work.D_FF(BEHAVIORAL);
30
       for C5: D_FF use entity work.D_FF(BEHAVIORAL);
31
       for C6: D_FF use entity work.D_FF(BEHAVIORAL);
32
33
34 begin
```

```
35
       C0: D_FF port map (sample, load, T0);
36
       C1: D_FF port map (T0, load, T1);
37
       C2: D_FF port map (T1, load, T2);
38
39
       C3: D_FF port map (T2, load, T3);
       C4: D_FF port map (T3, load, T4);
40
       C5: D_FF port map (T4, load, T5);
41
42
       C6: D_FF port map (T5, load, T6);
43
44
       D0 <= T0;
       D1 <= T1:
45
       D2 <= T2:
46
       D3 <= T3;
47
       D4 <= T4;
48
49
       D5 \ll T5;
       D6 <= T6;
50
51
52
   end BEHAVIORAL;
```

A.2.2 D-Flip Flop (dff.vhd)

```
library ieee;
1
   use ieee.std_logic_1164.all;
   entity D_FF is
4
5
       port (
           D: in std_logic_vector(15 downto 0);
6
           CLK: in std_logic;
7
           Q: out std_logic_vector(15 downto 0)
8
9
       );
   end D<sub>-</sub>FF;
10
11
12
   architecture BEHAVIORAL of D_FF is
13
      signal a, b, c, e, f, g, h, lclk: std_logic_vector(15 downto
14
         15
16
   begin
17
       a \le not (D and g) after 100 ps;
18
       b \le not (a and c) after 100 ps;
19
       c <= not (b and lclk) after 100 ps;
20
       e \le not (c and f) after 100 ps;
21
22
       f \le not (g and e) after 100 ps;
```

A.3 Convolution

A.3.1 Convolution (convmult.vhd)

```
library IEEE;
1
2 use IEEE.std_logic_1164.all;
3 use IEEE.std_logic_signed.all;
  use IEEE.numeric_std.all;
   entity CONVMULT is
6
7
       port (
           D0, D1, D2, D3, D4, D5, D6: in std_logic_vector (15 downto
8
           C0, C1, C2, C3: in std_logic_vector(15 downto 0);
9
           M0, M1, M2, M3: out std_logic_vector(15 downto 0)
10
       );
11
   end CONVMULT;
12
13
   architecture BEHAVIORAL of CONVMULT is
14
       signal A0, A1, A2, A3: std_logic_vector(16 downto 0);
15
       signal B0, B1, B2, B3: std_logic_vector(32 downto 0);
16
   begin
17
18
19
       - Addition for taking advantage of the filter symmetricity.
       -- Result is in Q1.15.
20
21
       A0 \iff (D0(15) \& D0) + (D6(15) \& D6);
22
       A1 \leftarrow (D1(15) \& D1) + (D5(15) \& D5);
       A2 \iff (D2(15) \& D2) + (D4(15) \& D4);
23
24
       A3 \le (D3(15) \& D3);
25
       -- Multiply by coeffs.
26
       B0 \le A0 * C0:
27
       B1 \le A1 * C1;
28
29
       B2 \le A2 * C2;
```

```
B3 \le A3 * C3;
30
31
         - Convert from Q1.31 to Q15.
32
         M0 \le B0(31 \text{ downto } 16);
33
34
         M1 \le B1(31 \text{ downto } 16);
         M2 \le B2(31 \text{ downto } 16);
35
         M3 \le B3(31 \text{ downto } 16);
36
37
38
   end BEHAVIORAL;
```

A.4 Summation

A.4.1 Sum (sum. vhd)

```
library IEEE;
  use IEEE.std_logic_1164.all;
3 use IEEE.std_logic_signed.all;
  use IEEE.numeric_std.all;
5
6
   entity SUM16 is
7
       port (
           M0, M1, M2, M3: in std_logic_vector(15 downto 0);
8
9
           S: out std_logic_vector(15 downto 0);
           c_out: out std_logic
10
       );
11
   end SUM16;
12
13
   architecture BEHAVIORAL of SUM16 is
14
       signal S01, S23, S0123: std_logic_vector(15 downto 0);
15
16
       signal C01, C23, C0123: std_logic;
17
18
       component ADD16 is
19
           port (
               A, B: in std_logic_vector(15 downto 0);
20
                c_in: in std_logic;
21
22
               S: out std_logic_vector(15 downto 0);
                c_out: out std_logic
23
24
            );
       end component;
25
26
       for c0: ADD16 use entity work.ADD16(BEHAVIORAL);
27
       for c1: ADD16 use entity work.ADD16(BEHAVIORAL);
28
29
       for c: ADD16 use entity work.ADD16(BEHAVIORAL);
```

```
begin
30
31
        c0: ADD16 port map (M0, M1, '0', S01, C01);
32
        c1: ADD16 port map (M2, M3, '0', S23, C23);
33
        c: ADD16 port map (S01, S23, '0', S0123, C0123);
34
35
        c_{\text{out}} <= C01 \text{ or } C23 \text{ or } C0123;
36
37
        S \le S0123;
38
39
        --S \le M0 + M1 + M2 + M3;
        --c_-out <= '0':
40
41
42
  end BEHAVIORAL;
```

A.4.2 16-Bit Adder (add16.vhd)

```
library IEEE;
1
   use IEEE.std_logic_1164.all;
  use IEEE.std_logic_signed.all;
   use IEEE.numeric_std.all;
5
6
   entity ADD16 is
7
       port (
8
            A, B: in std_logic_vector(15 downto 0);
            c_in: in std_logic;
9
            S: out std_logic_vector(15 downto 0);
10
            c_out: out std_logic
11
12
        );
13
   end ADD16;
14
   architecture BEHAVIORAL of ADD16 is
15
        signal im: std_logic_vector(14 downto 0);
16
17
18
       component FULL ADDER is
19
            port (
                       : in std_logic;
20
21
                       : in std_logic;
                       : in std_logic;
22
                 c_in
                       : out std_logic;
23
                \operatorname{sum}
                 c_out : out std_logic
24
25
            );
       end component;
26
27
   begin
28
```

```
c0: FULL_ADDER port map(A(0), B(0), c_{in}, S(0), im(0));
29
30
31
       c: for i in 1 to 14 generate
            c1to14: FULL_ADDER port map (A(i), B(i), im(i-1), S(i),
32
              im(i));
       end generate;
33
34
35
       c15: FULL-ADDER port map(A(15), B(15), im(14), S(15), c_out);
36
37
  end BEHAVIORAL;
```

A.4.3 Full Adder (fulladder.vhd)

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.std_logic_signed.all;
4 use IEEE.numeric_std.all;
5
6
   entity FULL_ADDER is
        port (
7
8
                    : in std_logic;
                    : in std_logic;
9
                    : in std_logic;
10
             c_i n
                    : out std_logic;
11
             c_out : out std_logic
12
13
        );
14
   end FULL_ADDER;
15
   architecture BEHAVIORAL of FULL ADDER is
   begin
17
18
19
        sum <= a xor b xor c_in;
20
        c_{out} \ll (a \text{ and } b) \text{ or } (c_{in} \text{ and } (a \text{ or } b));
21
   end BEHAVIORAL;
22
```

B C++ Files for Verification

B.1 C++ Source Code (filter.cpp)

```
1 #include <iostream>
2 #include <iomanip>
3 #include <cmath>
5 typedef short Q15;
7 inline Q15 double_to_q15 (double x)
8
9
       return x * 32768.0;
10
11
12
   inline double q15_to_double (Q15 x)
13
       return x / 32768.0;
14
15
   }
16
17
   void print_q15(Q15 x)
18
       for (int i = 15; i >= 0; i--) {
19
            std :: cout << ((x >> i) & 0x01);
20
21
       }
22
23
24
   Q15 lpf(Q15 *history, const Q15 *coeffs, Q15 data)
25
26
       Q15 result = 0;
27
       for (int i = 5; i >= 0; i--) {
28
            history[i + 1] = history[i];
29
30
31
       history[0] = data;
32
       Q15 m0 = (coeffs [0] * (history [0] + history [6])) >> 16;
33
       Q15 ml = (coeffs[1] * (history[1] + history[5])) >> 16;
34
       Q15 m2 = (coeffs [2] * (history [2] + history [4])) >> 16;
35
       Q15 m3 = (coeffs[3] * (history[3])) >> 16;
36
37
38
       return m0 + m1 + m2 + m3;
39
   }
40
  int main(void)
41
42
       static const Q15 coeffs[] = {
43
                double_to_q15(-0.022663985459552),
44
45
                double_to_q15(0.0),
```

```
46
                 double_to_q15 (0.273977082565524),
                 double_to_q15 (0.497373805788057)
47
48
        };
49
50
        // Generate input data.
        static const int DATALEN = 128;
51
52
        double data_double [DATA_LEN];
       Q15 data [DATALEN];
53
        for (int i = 0; i < DATALEN; i++) {
54
            double theta = 360 * i / 180.0 * 3.1415 / DATALEN;
55
            data_double[i] = std :: sin(theta) * 0.5;
56
57
            data_double[i] += 0.2 * ((2.0 * rand() / RANDMAX) - 1.0)
            data[i] = double_to_q15 (data_double[i]);
58
59
        }
60
        // Print coeffs.
61
        std::cout << "Coeffs:\n";
62
        for (int i = 0; i < 4; i++) {
63
            std::cout << "c" << i << "=="";
64
            print_q15 (coeffs [i]);
65
            std :: cout \ll "\n";
66
67
        }
68
69
        // Print input data.
        std::cout << "Input:\n";
70
        for (int i = 0; i < DATALEN; i++) {
71
72
  #if 0
            std::printf("%16.8f", data_double[i]);
73
            std :: cout << " \setminus t";
74
75 #else
            print_q15 (data[i]);
76
  #endif
77
            std :: cout << "\n";
78
79
        }
80
        // Print output data.
81
82
        std :: cout \ll "Output : \ n";
       Q15 history [] = \{0, 0, 0, 0, 0, 0, 0\};
83
84
        for (int i = 0; i < DATALEN; i++) {
            Q15 result = lpf(history, coeffs, data[i]);
85
86 #if 0
            std::printf("%16.8f", q15_to_double(result));
87
88
            std :: cout \ll " \setminus t";
89 #else
```

B.2 Test Case (testcase.txt)

```
Coeffs:
2 \quad c0 \ = \ 11111110100011010
3 \text{ c1} = 00000000000000000
4 \quad c2 = 0010001100010001
5 \quad c3 = 00111111110101001
  Input:
  1110011001100111
   1111000001000111
9
   0001001101011100
10 \quad 0000011101000101
11 0000111000101001
12 \quad 0000000100101001
13 1111101101100011
14\quad 0001111010110111
15
   0010000110101011
16 0011000110011110
17 \quad 0001100000110100
18
   0010000111100101
19
   0011010010000000
20
   0000111001001011
21
   0001000110111100
   0010110001111111
   0011011000000100
24 \quad 0001011000110110
25
   00101011110000000
26 \quad 0001110100111001
27 \quad 00110000111111101
28 \quad 0100000001110100
29 \quad 001111100111111111
30 01001111111100100
31 0100110011011001
   0011110110100011
33 0010100001011010
```

- $34 \quad 01000101111110110$
- $35 \quad 00111010011111000$
- $36 \quad 0100100110011011$
- 37 0101010010110011
- 38 0100110101011000
- 39 0011001111010110
- 40 0010100011000000
- 41 0100101111000111
- 42 0011011010000011
- 43 0100010110001111
- $44\quad 0100101100110110$
- 45 0101011001100010
- 46 0011010101011101
- 47 0010111000101101
- 48 0101001010010000
- 49 0100001111011000
- 50 0100001111011110
- 51 0011110011111001
- 52 0001110110000111
- 53 0011100000110111
- 54 0100001100011110
- 55 0010000110011110
- 56 0010000110011110
- 50 001001111011101
- 57 0011011000111111
- 58 00100100111111101
- $59 \quad 0001011000100010$
- 60 0001010101100001
- 63 00010111111001110
- 64 0010100111101101
- 65 0010011110001000
- 66 1111100100001111
- 67 00100001001111
- 68 0000100110100000
- 69 0000011100011100
- 70 1111100111100010
- 71 0001100011101100
- 72 1111110010001111
- 73 1110110111000011
- $74 \quad 1110000110101010$
- 75 0000101001110010
- $76 \quad 1101101010100010$
- $77 \quad 11101101011110111$
- $78 \quad 1110010010000100$

- Output:

- 0001110111011110

- 00100001010111100

- 0000001010110001

- $214 \quad 1111001001100001$
- $215 \quad 1111000000001010$
- $216 \quad 111010111111011111$
- 217 11101111000000010
- 218 1111001000011100
- 219 11101100111111000
- 220 1110001000010000
- $221 \quad 11011111110010000$
- 222 11100111110010000
- 223 11101110001100110
- 229 1110110001100110
- 224 11101010011011111
- 227 1110110100100101
- 228 1110110100100100 1110110100100100100
- 229 11011111100110110
- 230 1101101100111101
- 231 11011110100000111
- $232 \quad 1110000001010001$
- $233 \quad 11100011111000000$
- $234 \quad 1110010010110000$
- 235 1110001110111111
- 236 1110001000010100
- 237 1101111011010110
- 238 11011111000010111
- 239 1110000001000010
- 240 11011111110101000
- 241 11011110000110010
- $242 \quad 1101100110101001$
- 243 1101110010010001
- $244 \quad 11100011111001000$
- $245 \quad 1110010100001011$
- 246 1110000011101000
- $247 \quad 11100010010111100$
- 248 1110100110000001
- $249 \quad 1110111011010110$
- $250 \quad 1110111011101111$
- $251 \quad 1110111001011000$
- $252 \quad 1111000010101101$
- $253 \quad 1111001001110010$
- $254 \quad 111011111100111111$
- $255 \quad 1110101001000010$
- $256 \quad 1110101100101011$
- $257 \quad 1110111011110111$
- $258 \quad 11101100101111010$

- $259 \quad 1110101010010101$
- $260 \quad 1110110000100100$
- $261 \quad 11101111001001001$
- 262 11110000001001110
- 263 1111010011100000