HLS-Assignment 9 PART-1

June 27, 2023

Sampath Govardhan FWC22071

VITIS-HLS

1 Problem Statement

Problem Statemt

2 Header File

3 CRC bits Generator Code

```
//\operatorname{crc.cpp}
#include "header.h"
void crc24a(hls::stream<data>& input, hls::stream<data>& output, ap_uint<1> last
#pragma HLS INTERFACE mode=axis register_mode=both port=input register
#pragma HLS INTERFACE mode=axis register_mode=both port=output register
#pragma HLS INTERFACE mode=ap_none port=last
        ap_uint < 1 > crc[x];
    1, 1, 1, 1, 0, 1, 1;
// Read input stream a
    data d =input.read();
        for (int j = 0; j < N; j++) {
#pragma HLS PIPELINE II=1
             \operatorname{crc}[j] = \operatorname{d}[j];
// Add padding zeros to message
    for (int i = 8; i < x; i++) {
#pragma HLS PIPELINE II=1
        \operatorname{crc}[i] = 0;
    }
// Division is performed only when last is high
    for (int i = 0; i \le x - y; i++) {
#pragma HLS PIPELINE II=1
        if (crc[i] == 1 && last==1) {
             for (int j = 0; j < y; j++) {
#pragma HLS UNROLL
                 \operatorname{crc}[i + j] = \operatorname{crc}[i+j] \hat{divisor}[j];
        }
    }
// Find start index of nonzero bits in crc
    int startIdx = 0;
    while (\operatorname{startIdx} < \operatorname{x \&\& crc}[\operatorname{startIdx}] == 0) {
        startIdx++;
    }
```

```
// Store nonzero values into another array and minimum length will be length of
        ap_uint < 1 > temp[y-1];
    for (int i = 0; i < y-1; i++) {
#pragma HLS PIPELINE II=1
        temp[i] = (startIdx == x) ? crc[i] : crc[startIdx + i];
    }
// Write the result to output stream c
   data o1, o2, o3, o4;
   for (int i = 0; i < y-1; i++) {
#pragma HLS PIPELINE II=1
          if (i < N) {
              o1(i, i) = d(i, i);
              o2(i, i) = temp[i];
          else if (i < N*2) {
              o3(i\%N, i\%N) = temp[i];
          } else {
              o4(i\%N, i\%N) = temp[i];
      }
    output.write(o1);
    output.write(o2);
    output.write(o3);
    output.write(o4);
}
```

4 Test Bench Code

```
//\operatorname{crc}_{-} \operatorname{tb} . \operatorname{cpp}
#include "header.h"
int main() {
    hls::stream<data> a,b;
    data w, z;
    ap_uint <1> last;
      w=0b00010110;
//msbtolsb
           /* ap\_uint < 1 > dividend[8] = \{0, 1, 1, 0, 1, 0, 0, 0\};
//lsbtomsb
                 for (int i = 0; i < 8; i++) {
                         w(i,i) = dividend[i];
                         }
                 a. write (w);
                 last = 1;
// Perform binary divison
    crc24a(a, b, last);
// Read the result from the output stream out1
    cout << "CRC generator output : ";</pre>
    ap_uint <1> p[32];
    for (int i = 0; i < 4; i++) {
         z = b.read();
         for (int j = 0; j < 8; j++) {
             p[i * 8 + j] = z(j, j);
    }
    for (int i = 0; i < 32; i++) {
         cout << p[i];
    }
```

```
cout << endl;
// Checking if output is valid or not
    a\, p\, \_u\, i\, n\, t\, <\! 1\! >\; comp\, [\, 3\, 2\, ]\, ; \quad b\, o\, o\, l \quad f\, l\, a\, g\, =\! 0;
    1, 1, 1, 1, 0, 1, 1;
//Output is valid only when remainder divison of output with divisor is 0
    for (int i = 0; i \le x - y; i++) {
        if (p[i] = 1) {
             for (int j = 0; j < y; j++) {
                 p[i + j] = p[i+j] \hat{divisor}[j];
        }
    }
    cout << "CRC detector output : ";</pre>
    for (int i = 0; i < 32; i++) {
        cout << p[i];
        if (p[i]==1){
                 flag = 1;
    }
     cout << endl;
    if (flag==0) {
                cout << "!PASS!CRC Check at detector is Success" << std::endl;</pre>
    else {
                cout << "!ERROR!CRC Check at detector has Failed" << std::endl;</pre>
    return 0;
}
```

5 C simulation Output

6 HLS Resource Consumption Report




Figure 1: Resource Consumption

7 HLS Timing and Fmax Report




Figure 2: Timing and Fmax

8 CoSimulation Report




Figure 3: Cosimulation

9 Block Design




Figure 4: Block Diagram

10 Verilog Testbench

```
// Tool Versions:
// Description:
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module testbench();
       reg ap_clk_0;
       reg ap_rst_n_0;
       always #5 ap_clk_0=~ap_clk_0;
       reg [7:0] ip;
       reg last_0;
       wire [7:0] op;
       wire output_r_TVALID_0;
       initial begin
       ap_clk_0=0; ap_rst_n_0=0;
       #10
       ap_rst_n_0=1;
       #10
       ip=16'b00010110;//ascii "h"
       #1 last_0=1;
       #2000
       $finish;
       end
    design\_1\_wrapper
    uut (.ap_clk_0 (ap_clk_0), .ap_rst_n_0 (ap_rst_n_0), .input_r_TDATA_0 (ip),
    . last_0 (last_0),.output_r_TDATA_0(op),.output_r_TVALID_0(output_r_TVALID_0)
```

endmodule

11 Output Waveform



Figure 5: Output Waveform

HLS-Assignment 9 PART-2

June 27, 2023

VIVADO-VERILOG

1 Problem Statement

Problem Statemt

2 CRC bits Generator Code

```
reg [0:24] divisor = 25'b110000110010011011111011;
    reg [0:31] crc_reg, crc_own;
    reg [3:0] cycle_counter;
    reg [7:0] oup;
     integer i, j;
     always @(posedge clk) begin
          if (!reset_n) begin
               m_tvalid_i \ll 0;
               \operatorname{crc}_{-}\operatorname{reg} <= 0;
               \operatorname{crc}_{-}\operatorname{own} \le 0;
               cycle_counter <=0;
         end else if (s_tready) begin
             // m_t valid_i \ll 0;
                crc\_reg = \{s\_tdata, \{24\{1'b0\}\}\};
     for (i = 0; i <=7; i = i + 1) begin
       if (\operatorname{crc\_reg}[i] == 1 \&\& \operatorname{last} == 1) begin
          for (j = 0; j < 25; j = j + 1) begin
            \operatorname{crc\_reg}[i + j] = \operatorname{crc\_reg}[i + j] \hat{divisor}[j];
         end
       end
    end
    end
    crc_own = \{s_tdata, crc_reg[8:31]\};
    oup=crc_own[7+(8*cycle_counter) -:8];
    cycle_counter = cycle_counter + 1;
    end
     assign m_{tdata} = oup;
     assign m_tvalid = m_tdata?1:0;
     assign m_tready = last;
     assign s_tready = m_tready || !m_tvalid;
endmodule
```

3 Test Bench Code


```
//axistb.v
'timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 06/27/2023 10:47:14 AM
// Design Name:
// Module Name: axistb
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module axistb (
   );
   reg clk;
   reg reset_n;
   reg [7:0] s_tdata;
   reg s_tvalid;
   wire s_tready;
   wire [7:0] m_tdata;
   wire m_tvalid;
   reg last;
   reg m_tready;
   // Instantiate the DUT (Design Under Test)
  axis_reg #(
      .DW_{IN}(8),
      .DW_OUT(32)
   ) dut (
      .clk(clk),
      .reset_n(reset_n),
```

```
.s_tdata(s_tdata),
      .s_tvalid (s_tvalid),
      .s_tready(s_tready),
      .m_tdata(m_tdata),
      .m_tvalid (m_tvalid),
      .last(last)
 );
/* design_rtl_IP_wrapper uut
 (.clk_0(clk),
 . last_0 (last),
 .m_{tdata_0}(m_{tdata}),
  .m_tvalid_0 (m_tvalid),
  .reset_n_0 (reset_n),
 .s_{tdata_0}(s_{tdata}),
  .s_tvalid_0 (s_tvalid),
  .m_tready_0 (m_tready));
*/
 // Clock generation
 always #5 clk = ~clk;
  initial begin
      // Initialize inputs
      clk = 0;
      reset_n = 1;
      s_{-}tdata = 8'h00;
      s_tvalid = 0;
      // Apply reset
      reset_n \leftarrow 0;
      #10;
      reset_n \ll 1;
      // Test scenario
      // Wait for reset to de-assert
      #40;
      // Send data and wait for it to be accepted
      s_tdata <= 8'b01101000;
      \#1 \ last = 1;
      s_tvalid \le 1;
      #40;
      s_tvalid \ll 0;
```

```
// Wait for some cycles
#500;

// Finish simulation
$finish;
end
endmodule
```

4 Output Waveform



(b) Zoomed format of above figure

5 Block Design




Figure 2: Block Diagram

6 Verilog Testbench


```
//axistb.v
'timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 06/27/2023 10:47:14 AM
// Design Name:
// Module Name: axistb
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module axistb (
   );
   reg clk;
   reg reset_n;
   reg [7:0] s_tdata;
   reg s_tvalid;
   wire s_tready;
   wire [7:0] m_tdata;
   wire m_tvalid;
   reg last;
   reg m_tready;
   // Instantiate the DUT (Design Under Test)
 /* axis_reg #(
      .DW_{IN}(8)
      .DW_OUT(32)
   ) dut (
      .clk(clk),
      .reset_n(reset_n),
```


```
.s_tdata(s_tdata),
     .s_tvalid (s_tvalid),
     .s_tready(s_tready),
     .m_tdata(m_tdata),
     .m_tvalid (m_tvalid),
     .last(last)
);*/
 design_rtl_IP_wrapper uut
(.clk_0(clk),
. last_0 (last),
.m_{tdata_0}(m_{tdata}),
.m_tvalid_0 (m_tvalid),
.reset_n_0 (reset_n),
.s_{tdata_0}(s_{tdata}),
.s_tvalid_0 (s_tvalid),
.m_tready_0 (m_tready));
// Clock generation
always #5 clk = ~clk;
initial begin
     // Initialize inputs
     clk = 0;
     reset_n = 1;
     s_{-}tdata = 8'h00;
     s_tvalid = 0;
     // Apply reset
     reset_n \leftarrow 0;
     #10;
     reset_n \ll 1;
     // Test scenario
     // Wait for reset to de-assert
     #40;
     // Send data and wait for it to be accepted
     s_tdata <= 8'b01101000;
     \#1 \ last = 1;
     s_tvalid \le 1;
     #40;
     s_tvalid \ll 0;
```

```
// Wait for some cycles
#500;

// Finish simulation
$finish;
end
```

7 Output Waveform





(b) Zoomed format of above figure

MATLAB

8 Matlab Reference

Figure 4: Matlab Reference

9 Conclusion

The Output of CRC IP is matching with Output of reference Matlab code and also using this floating Point Converter Online :

https://www.h-schmidt.net/FloatConverter/IEEE754.html

GITHUB: https://github.com/dk-425/Training.git