HLS-Assignment 9 PART-2

July 4, 2023

VIVADO-VERILOG

1 Problem Statement

Problem Statemt

2 CRC bits Generator Code

```
//crcaxis.v
'timescale 1ns / 1ps
module axis_reg #(
       parameter integer DW_IN = 8,
       parameter integer DWLOUT = 32
       input wire clk,
       input wire reset_n,
       input wire [DW_{-}IN - 1:0] s_tdata,
       input wire s_tvalid,
       output wire m_tvalid,
       input wire m_tready
   );
   reg m_tvalid_i;
   reg [0:24] divisor = 25'b1100001100100110011111011;
   reg [0:31] crc_reg, crc_own;
   reg [1:0] cycle_counter;
```

```
reg [7:0] oup;
     integer i, j;
     always @(posedge clk) begin
          if (!reset_n) begin
                m_tvalid_i \le 0;
                \operatorname{crc}_{-}\operatorname{reg} <= 0;
                \operatorname{crc}_{-}\operatorname{own} \le 0;
                cycle_counter <=0;
          end else if (s_tready && s_tdata!=8'b00000001) begin
                 crc\_reg = \{s\_tdata, \{24\{1'b0\}\}\};
     for (i = 0; i <=7; i = i + 1) begin
        if (\operatorname{crc}_{-}\operatorname{reg}[i] == 1) begin
          for (j = 0; j < 25; j = j + 1) begin
             \operatorname{crc\_reg}[i + j] = \operatorname{crc\_reg}[i + j] \hat{divisor}[j];
          end
       \quad \text{end} \quad
     end
     end
     crc_own = \{s_tdata, crc_reg[8:31]\};
     oup=crc\_own[7+(8*cycle\_counter) -:8];
     cycle_counter = cycle_counter + 1;
     end
     assign m_tdata = oup;
     assign m_tvalid = m_tdata?1:0;
     assign s_tready = m_tready || !m_tvalid;
endmodule
endmodule
```

3 Test Bench Code

```
//axistb.v
'timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 06/27/2023 10:47:14 AM
// Design Name:
// Module Name: axistb
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module axistb(
   );
   reg clk;
   reg reset_n;
   reg [7:0] s_tdata;
   reg s_tvalid;
   wire s_tready;
   wire [7:0] m_tdata;
   wire m_tvalid;
   reg m_tready;
   // Instantiating
  axis_reg #(
      .DW_IN(8),
      .DW_OUT(32)
   ) dut (
      .clk(clk),
```

. reset_n (reset_n),
. s_tdata(s_tdata),

```
.s_tvalid(s_tvalid),
      .s_tready(s_tready),
      .m_tdata(m_tdata),
      .m_tvalid (m_tvalid),
      .m_tready(m_tready)
  );
/*
     design_1_wrapper uut
 (.clk_0(clk),
  .m_0_tdata(m_tdata),
  .m_0_tvalid (m_tvalid),
  . reset_n_0 (reset_n),
  .s_0_tdata(s_tdata),
  .s_0_tready(s_tready),
  .s_0_tvalid(s_tvalid),
  .m_0_tready(m_tready));
  // Clock generation
  always #5 clk = ~clk;
  initial begin
      // Initialize inputs
      clk = 0;
      reset_n = 1;
      s_{-}tdata = 8'h00;
      s_tvalid = 0;
      // Apply reset
      reset_n \ll 0;
      #10;
      reset_n \ll 1;
      m_{\text{tready}} \le 1;
      // Send data and wait for it to be accepted
      s_t data \le 8'b01101000;
      #10
      s_t data \le 8'b00000001;
      s_t data <=8'dx;
      s_tvalid \le 1;
      #10;
      s_tvalid \ll 0;
      #20
      m_{\text{tready}} \le 0;
```

```
#5
// Finish simulation
$finish;
end
```

end module

4 Output Waveform




Figure 1: Output of RTL Testbench

5 Block Design




Figure 2: Block Diagram

6 Verilog Testbench

```
// Project Name:
  Target Devices:
// Tool Versions:
// Description:
// Dependencies:
// Revision:
  Revision 0.01 - File Created
  Additional Comments:
module axistb(
    );
   reg clk;
   reg reset_n;
   reg [7:0] s_tdata;
   reg s_tvalid;
   wire s_tready;
   wire [7:0] m_tdata;
   wire m_tvalid;
   reg m_tready;
   // Instantiating
   axis_reg #(
       .DW_IN(8),
       .DW\_OUT(32)
   ) dut (
       .clk(clk),
       .reset_n(reset_n),
       .s_tdata(s_tdata),
       .s_tvalid (s_tvalid),
       .s_tready(s_tready),
       . m_tdata ( m_tdata ),
       .m_tvalid (m_tvalid),
       .m_tready(m_tready)
   );*/
    design_1\_wrapper uut
   (.clk_0(clk),
    .m_0_tdata(m_tdata),
    .m_0_tvalid (m_tvalid),
    .reset_n_0 (reset_n),
    .s_0_tdata(s_tdata),
```

```
.s_0tready (stready),
.s_0-tvalid(s_tvalid),
.m_0_tready(m_tready));
// Clock generation
always #5 clk = ~clk;
initial begin
    // Initialize inputs
    clk = 0;
    reset_n = 1;
    s_{t}data = 8'h00;
    s_tvalid = 0;
    // Apply reset
    \operatorname{reset\_n} \ <= \ 0\,;
    #10;
    reset_n \ll 1;
    m_{\text{tready}} \le 1;
    // Send data and wait for it to be accepted
    s_t data <= 8'b01101000;
    #10
    s_t data \le 8'b00000001;
    #10
    s_t data \le 8' dx;
    s_tvalid \ll 1;
    #10;
    s_tvalid \ll 0;
    #20
    m_{\text{tready}} \le 0;
    // Finish simulation
    $finish;
end
```

end module

7 Output Waveform




Figure 3: Output of IP Testbench

8 Design Choices

1. With same design Choices as PART-1, I designed PART-2 by defining all I/O buses manually.

MATLAB REFERENCE

9 Matlab Reference

Figure 4: Matlab Reference

10 Conclusion

The Output of CRC IP in both PART-1 and Part-2 is matching with Output of reference Matlab code and also using this floating Point Converter Online: https://www.h-schmidt.net/FloatConverter/IEEE754.html

GITHUB: https://github.com/dk-425/Training.git