HLS-Assignment 2.1

March 18, 2023

Sampath Govardhan
FWC22071

Contents

1   Problem Statement

Repeat the experiment in Assignment1 with the following change:
Use 32 bit inputs and figure out the what the bitwidth should be for your design

2 Design Code

```c
#include <stdio.h>

void mul(int a,int b,long *c)
{

*c = a * b;
}
```

3 Test Bench Code

```c
#include <stdio.h>


int main()
{
int a;
int b;
long c;      //maximum bitwidth for 2 32-bit inputs is 64.

int i;

for (i=0;i<=9;i++){
a = i+1;
b = i+3;
mul(a,b,&c);
printf("%d*%d=%ld\n",a,b,c);
}
return 0;
}
```

4 C Simulation Output

INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
    Compiling(apcc) ../../../../2.1/a2_1_tb.c in debug mode
INFO: [HLS 200−10] Running '/tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/ap
INFO: [HLS 200−10] For user 'sam−admin' on host 'sampaths−lappie' (Linux_x86_64
INFO: [HLS 200−10] On os Ubuntu 22.04.2 LTS
INFO: [HLS 200−10] In directory '/home/sam−admin/Xilinx−Vivado/HLS/Assignment2/a
INFO: [APCC 202−3] Tmp directory is /tmp/apcc_db_sam−admin/75601679045240980619
INFO: [APCC 202−1] APCC is done.
    Generating csim.exe
1*3=3
2*4=8
3*5=15
4*6=24
5*7=35
6*8=48
7*9=63
8*10=80
9*11=99
10*12=120
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************

5 HLS Resource Consumption

Utilization Estimates

Summary

Name	BRAM_18K	DSP48E	FF	LUT
DSP	-	-	-	-
Expression	-	3	0	20
FIFO	-	-	-	-
Instance	-	-	-	-
Memory	-	-	-	-
Multiplexer	-	-	-	-
Register	-	-	-	-
Total	0	3	0	20
Available	280	220	106400	53200
Utilization (%)	0	1	0	~0

Figure 1: Resource Consumption

Here resourses used are 3 DSP48E blocks and 20 LUT's, compared to Assignment 1 nearly half LUT's decreased by using DSP48E blocks. This is because DSP48E has add/subtract unit along with multliplier unit and accumulator. As our input bits are more compared to Assignment 1, DSP blocks are used for wide calculations and to perform complex multiplications efficiently ranther than using LUT's.

6 HLS Timing Report

Summary

Clock	Target	Estimated	Uncertainty
ap_clk	10.00	8.510	1.25

Latency (clock cycles)

Summary

Latency		Interval		
min	max	min	max	Type
0	0	0	0	none

Figure 2: Timing Report

Here clock Uncertainity remains same but estimatd value is almost doubled compared to Assignment 1 this is because as we are using more input bits than Assignment 1 for each computation all bits are computed even if they are not used.

7 Interfaces Report

Figure 3: Interface Summmary

8 C/RTL Cosimulation Output

tarting C/RTL cosimulation ...
/tools/Xilinx/Vivado/2018.3/bin/vivado_hls /home/sam−admin/Xilinx−Vivado/HLS/Ass

```
INFO: [HLS 200−10] Running '/tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vi
INFO: [HLS 200−10] For user 'sam−admin' on host 'sampaths−lappie' (Linux_x86_64
INFO: [HLS 200−10] On os Ubuntu 22.04.2 LTS
INFO: [HLS 200−10] In directory '/home/sam−admin/Xilinx−Vivado/HLS/Assignment2'
INFO: [HLS 200−10] Opening project '/home/sam−admin/Xilinx−Vivado/HLS/Assignment
INFO: [HLS 200−10] Opening solution '/home/sam−admin/Xilinx−Vivado/HLS/Assignmen
INFO: [SYN 201−201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200−10] Setting target device to 'xc7z020clg484−1'
INFO: [COSIM 212−47] Using XSIM for RTL simulation.
INFO: [COSIM 212−14] Instrumenting C test bench ...
    Build using "/tools/Xilinx/Vivado/2018.3/tps/lnx64/gcc−6.2.0/bin/g++"
    Compiling apatb_mul.cpp
    Compiling (apcc) a2_1.c_pre.c.tb.c
INFO: [HLS 200−10] Running '/tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/ap
INFO: [HLS 200−10] For user 'sam−admin' on host 'sampaths−lappie' (Linux_x86_64
INFO: [HLS 200−10] On os Ubuntu 22.04.2 LTS
INFO: [HLS 200−10] In directory '/home/sam−admin/Xilinx−Vivado/HLS/Assignment2/a
clang: warning: argument unused during compilation: '−fno−builtin−isinf'
clang: warning: argument unused during compilation: '−fno−builtin−isnan'
INFO: [APCC 202−3] Tmp directory is /tmp/apcc_db_sam−admin/82041679045928786843
INFO: [APCC 202−1] APCC is done.
    Compiling (apcc) a2_1_tb.c_pre.c.tb.c
INFO: [HLS 200−10] Running '/tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/ap
INFO: [HLS 200−10] For user 'sam−admin' on host 'sampaths−lappie' (Linux_x86_64
INFO: [HLS 200−10] On os Ubuntu 22.04.2 LTS
INFO: [HLS 200−10] In directory '/home/sam−admin/Xilinx−Vivado/HLS/Assignment2/a
clang: warning: argument unused during compilation: '−fno−builtin−isinf'
clang: warning: argument unused during compilation: '−fno−builtin−isnan'
INFO: [APCC 202−3] Tmp directory is /tmp/apcc_db_sam−admin/82561679045932769626
INFO: [APCC 202−1] APCC is done.
    Generating cosim.tv.exe
INFO: [COSIM 212−302] Starting C TB testing ...
1*3=3
2*4=8
3*5=15
4*6=24
5*7=35
6*8=48
7*9=63
8*10=80
9*11=99
10*12=120
INFO: [COSIM 212−333] Generating C post check test bench ...
INFO: [COSIM 212−12] Generating RTL test bench ...
INFO: [COSIM 212−323] Starting verilog simulation.
INFO: [COSIM 212−15] Starting XSIM ...
```

INFO: [XSIM 43−3496] Using init file passed via −initfile option "/tools/Xilinx/
Vivado Simulator 2018.3
Copyright 1986−1999, 2001−2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.
Multi−threading is on. Using 6 slave threads.
WARNING: [XSIM 43−3431] One or more environment variables have been detected whi
If errors occur, try running xelab with the "−mt off −v 1" switches to see more
    LIBRARY_PATH
INFO: [VRFC 10−2263] Analyzing SystemVerilog file "/home/sam−admin/Xilinx−Vivado
INFO: [VRFC 10−311] analyzing module glbl
INFO: [VRFC 10−2263] Analyzing SystemVerilog file "/home/sam−admin/Xilinx−Vivado
INFO: [VRFC 10−311] analyzing module mul
INFO: [VRFC 10−2263] Analyzing SystemVerilog file "/home/sam−admin/Xilinx−Vivado
INFO: [VRFC 10−311] analyzing module apatb_mul_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.apatb_mul_top
Compiling module work.glbl
Built simulation snapshot mul

****** Webtalk v2018.3 (64−bit)
  **** SW Build 2405991 on Thu Dec 6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec 7 01:43:56 MST 2018
    ** Copyright 1986−2018 Xilinx, Inc. All Rights Reserved.

source /home/sam−admin/Xilinx−Vivado/HLS/Assignment2/a21/solution1/sim/verilog/x
INFO: [Common 17−206] Exiting Webtalk at Fri Mar 17 15:09:02 2023...

****** xsim v2018.3 (64−bit)
  **** SW Build 2405991 on Thu Dec 6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec 7 01:43:56 MST 2018
    ** Copyright 1986−2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/mul/xsim_script.tcl
xsim {mul} −autoloadwcfg −tclbatch {mul.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source mul.tcl

```
## run all
///////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"]
///////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [n/a] @ "125000"
// RTL Simulation : 1 / 10 [n/a] @ "145000"
// RTL Simulation : 2 / 10 [n/a] @ "155000"
// RTL Simulation : 3 / 10 [n/a] @ "165000"
// RTL Simulation : 4 / 10 [n/a] @ "175000"
// RTL Simulation : 5 / 10 [n/a] @ "185000"
// RTL Simulation : 6 / 10 [n/a] @ "195000"
// RTL Simulation : 7 / 10 [n/a] @ "205000"
// RTL Simulation : 8 / 10 [n/a] @ "215000"
// RTL Simulation : 9 / 10 [n/a] @ "225000"
// RTL Simulation : 10 / 10 [n/a] @ "235000"
///////////////////////////////////////////////////////////////////////////////////
$finish called at time : 275 ns : File "/home/sam-admin/Xilinx-Vivado/HLS/Assignm
## quit
INFO: [Common 17-206] Exiting xsim at Fri Mar 17 15:09:20 2023...
INFO: [COSIM 212-316] Starting C post checking ...
1*3=3
2*4=8
3*5=15
4*6=24
5*7=35
6*8=48
7*9=63
8*10=80
9*11=99
10*12=120
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Lat
Finished C/RTL cosimulation.
```

9 C/RTL Cosimulation Report

Cosimulation Report for 'mul'

Result

RTL	Status	Latency			Interval		
		min	avg	max	min	avg	max
VHDL		NA	NA	NA	NA	NA	NA	NA
Verilog	Pass	0	0	0	0	0	0

Export the report(.html) using the Export Wizard

Figure 4: Cosimulation Report