# HLS-Assignment 9 PART-2

June 27, 2023

#### **VIVADO-VERILOG**

### 1 Problem Statement

Problem Statemt

### 2 CRC bits Generator Code

```
//crcaxis.v
'timescale 1ns / 1ps
module axis_reg #(
       parameter\ integer\ DW\_IN\,=\,8\,,
       parameter integer DW_OUT = 32
       input wire clk,
       input wire reset_n,
       input wire [DW_{-}IN - 1:0] s_tdata,
       input wire s_tvalid,
       output wire m_{-}tvalid,
       input wire m_tready,
       input wire last
   );
 // reg [DW_OUT-1:0] m_tdata_i;
   reg m_tvalid_i;
```

```
reg [0:24] divisor = 25'b110000110010011011111011;
    reg [0:31] crc_reg, crc_own;
    reg [3:0] cycle_counter;
    reg [7:0] oup;
     integer i, j;
     always @(posedge clk) begin
          if (!reset_n) begin
               m_tvalid_i \ll 0;
               \operatorname{crc}_{-}\operatorname{reg} <= 0;
               \operatorname{crc}_{-}\operatorname{own} \le 0;
               cycle_counter <=0;
         end else if (s_tready) begin
             // m_t valid_i \ll 0;
                crc\_reg = \{s\_tdata, \{24\{1'b0\}\}\};
     for (i = 0; i <=7; i = i + 1) begin
       if (\operatorname{crc\_reg}[i] == 1 \&\& \operatorname{last} == 1) begin
          for (j = 0; j < 25; j = j + 1) begin
            \operatorname{crc\_reg}[i + j] = \operatorname{crc\_reg}[i + j] \hat{divisor}[j];
         end
       end
    end
    end
    crc_own = \{s_tdata, crc_reg[8:31]\};
    oup=crc_own[7+(8*cycle_counter) -:8];
    cycle_counter = cycle_counter + 1;
    end
     assign m_{tdata} = oup;
     assign m_tvalid = m_tdata?1:0;
     assign m_tready = last;
     assign s_tready = m_tready || !m_tvalid;
endmodule
```

### 3 Test Bench Code


```
//axistb.v
'timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 06/27/2023 10:47:14 AM
// Design Name:
// Module Name: axistb
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module axistb (
   );
   reg clk;
   reg reset_n;
   reg [7:0] s_tdata;
   reg s_tvalid;
   wire s_tready;
   wire [7:0] m_tdata;
   wire m_tvalid;
   reg last;
   reg m_tready;
   // Instantiate the DUT (Design Under Test)
  axis_reg #(
      .DW_{IN}(8),
      .DW_OUT(32)
   ) dut (
      .clk(clk),
      .reset_n(reset_n),
```

```
.s_tdata(s_tdata),
      .s_tvalid (s_tvalid),
      .s_tready(s_tready),
      .m_tdata(m_tdata),
      .m_tvalid (m_tvalid),
      .last(last)
 );
/* design_rtl_IP_wrapper uut
 (.clk_0(clk),
 . last_0 (last),
 .m_{tdata_0}(m_{tdata}),
  .m_tvalid_0 (m_tvalid),
  .reset_n_0 (reset_n),
 .s_{tdata_0}(s_{tdata}),
  .s_tvalid_0 (s_tvalid),
  .m_tready_0 (m_tready));
*/
 // Clock generation
 always #5 clk = ~clk;
  initial begin
      // Initialize inputs
      clk = 0;
      reset_n = 1;
      s_{-}tdata = 8'h00;
      s_tvalid = 0;
      // Apply reset
      reset_n \leftarrow 0;
      #10;
      reset_n \ll 1;
      // Test scenario
      // Wait for reset to de-assert
      #40;
      // Send data and wait for it to be accepted
      s_tdata <= 8'b01101000;
      \#1 \ last = 1;
      s_tvalid \le 1;
      #40;
      s_tvalid \ll 0;
```

```
// Wait for some cycles
#500;

// Finish simulation
$finish;
end
endmodule
```

## 4 Output Waveform



(b) Zoomed format of above figure

# 5 Block Design




Figure 2: Block Diagram

## 6 Verilog Testbench


```
//axistb.v
'timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 06/27/2023 10:47:14 AM
// Design Name:
// Module Name: axistb
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module axistb (
   );
   reg clk;
   reg reset_n;
   reg [7:0] s_tdata;
   reg s_tvalid;
   wire s_tready;
   wire [7:0] m_tdata;
   wire m_tvalid;
   reg last;
   reg m_tready;
   // Instantiate the DUT (Design Under Test)
 /* axis_reg #(
      .DW_{IN}(8)
      .DW_OUT(32)
   ) dut (
      .clk(clk),
      .reset_n(reset_n),
```


```
.s_tdata(s_tdata),
     .s_tvalid (s_tvalid),
     .s_tready(s_tready),
     .m_tdata(m_tdata),
     .m_tvalid (m_tvalid),
     .last(last)
);*/
 design_rtl_IP_wrapper uut
(.clk_0(clk),
. last_0 (last),
.m_{tdata_0}(m_{tdata}),
.m_tvalid_0 (m_tvalid),
.reset_n_0 (reset_n),
.s_{tdata_0}(s_{tdata}),
.s_tvalid_0 (s_tvalid),
.m_tready_0 (m_tready));
// Clock generation
always #5 clk = ~clk;
initial begin
     // Initialize inputs
     clk = 0;
     reset_n = 1;
     s_{-}tdata = 8'h00;
     s_tvalid = 0;
     // Apply reset
     reset_n \leftarrow 0;
     #10;
     reset_n \ll 1;
     // Test scenario
     // Wait for reset to de-assert
     #40;
     // Send data and wait for it to be accepted
     s_tdata <= 8'b01101000;
     \#1 \ last = 1;
     s_tvalid \le 1;
     #40;
     s_tvalid \ll 0;
```

```
// Wait for some cycles
#500;

// Finish simulation
$finish;
end
endmodule
```

## 7 Output Waveform





(b) Zoomed format of above figure

#### **MATLAB**

## 8 Matlab Reference

Figure 4: Matlab Reference

### 9 Conclusion

The Output of CRC IP is matching with Output of reference Matlab code and also using this floating Point Converter Online :

https://www.h-schmidt.net/FloatConverter/IEEE754.html

 ${\bf GITHUB: https://github.com/dk-425/Training.git}$