HLS-Assignment 9 PART-1

July 3, 2023

Sampath Govardhan FWC22071

VITIS-HLS

1 Problem Statement

Problem Statemt

2 Header File

3 CRC bits Generator Code

```
//\operatorname{crc.cpp}
#include "header.h"
void crc24a(hls::stream<data>& input, hls::stream<data>& output) {
#pragma HLS INTERFACE mode=axis register_mode=both port=input register
#pragma HLS INTERFACE mode=axis register_mode=both port=output register
        ap_uint < 1 > crc[x], oput[x];
    1, 1, 1, 1, 0, 1, 1;
    data o1, o2, o3, o4;
// Read input stream and do padding
    data d = input.read();
   loop1: for (int i = 0; i < x; i++) {
#pragma HLS UNROLL
        crc[i] = (i < N) ? d(i,i) : 0;
        oput[i] = (i < N) ? d(i,i) : 0;
   ap_uint <1> last=input.read();
// Division is performed only when last is high
   loop 2: for (int i = 0; i \le x - y; i++) {
#pragma HLS PIPELINE II=1
        if (crc[i] == 1 \&\& last == 1) {
          loop3: for (int j = 0; j < y; j++) {
                 int k=i+j;
#pragma HLS UNROLL
               crc[k] = crc[k] \hat{divisor[j]};
        }
    }
// Write the result to output stream c
   loop4: for (int i = 0; i < x; i++) {
#pragma HLS UNROLL
           oput[i] = crc[i] ^ oput[i];
       if (i < N) {
           o1(i, i) = oput[i];
       else if (i < N * 2)
          o2(i \% N, i \% N) = oput[i];
```

```
} else if (i < N * 3) {
            o3(i % N, i % N) = oput[i];
} else {
            o4(i % N, i % N) = oput[i];
}

output.write(o1);
output.write(o2);
output.write(o3);
output.write(o4);
}</pre>
```

4 Test Bench Code

```
//\operatorname{crc}_{-}\operatorname{tb}.\operatorname{cpp}
#include "header.h"
#include <vector>
int main() {
     hls::stream<data> a,b;
     data w;
     ap_uint <1> last;
       w=0b00010110;
//msbtolsb
            /* ap\_uint < 1 > dividend[8] = \{0, 1, 1, 0, 1, 0, 0, 0\};
//lsbtomsb
                   for (int i = 0; i < 8; i++) {
                           w(i,i) = dividend[i];
            last = 1;
                  a.write(w);
                  a.write(last);
```

```
// Perform binary divison
    crc24a(a, b);
// Read the result from the output stream
    vector <ap_uint <1>> p;
    cout << "CRC generator output : ";</pre>
    while (!b.empty()) {
         data d = b.read();
         for (int i = 0; i < N; i++) {
               cout \ll d(i,i);
               p.push_back(d(i,i));
      cout << endl;
// Checking if output is valid or not
           bool flag = 0;
           0, 1, 1, 1, 1, 1, 0, 1, 1;
       //Output is valid only when remainder divison of output with divisor is 0
           for (int i = 0; i \le x - y; i++) {
              if (p[i] = 1) {
                  for (int j = 0; j < y; j++) {
                      p[i + j] = p[i+j] \hat{divisor}[j];
                  }
              }
           cout << "CRC detector output : ";</pre>
           for (int i = 0; i < 32; i++) {
               cout << p[i];
              if (p[i]==1){
               flag = 1;
           }
           cout << endl;
           if (flag==0) {
                     cout << "!PASS!CRC Check at detector is Success" << endl;
           else {
                     cout << "!ERROR!CRC Check at detector has Failed" << endl;
    return 0;
}
```

5 C simulation Output

6 HLS Resource Consumption Report




Figure 1: Resource Consumption

7 HLS Timing and Fmax Report




Figure 2: Timing and Fmax

8 CoSimulation Report




Figure 3: Cosimulation

9 Block Design





Figure 4: Block Diagram

10 Verilog Testbench

```
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module testbench();
       reg ap_clk_0;
       reg ap_rst_n_0;
       always #5 ap_clk_0=~ap_clk_0;
       reg [7:0] ip;
       wire [7:0] op;
       wire output_r_TVALID_0;
       initial begin
       ap_clk_0=0; ap_rst_n_0=0;
       #10
       ap_rst_n_0=1;
       #10
       ip=8'b00010110;//ascii "h"
       ip=8'b00000001;
       #200
       $finish;
       end
     design_1\_wrapper \ uut (.ap\_clk_0 (ap\_clk_0), .ap\_rst_n_0 (ap\_rst_n_0),
     .input_r_TDATA_0(ip),.output_r_TDATA_0(op),
     . output_r_TVALID_0 (output_r_TVALID_0 ));
```

endmodule

11 Output Waveform



(b) Zoomed format of above figure

12 Design Choices

- 1. Initially I had designed the code with input message stream of unknown length up to a maximum of 1024, whenever input stream reads a value of 1, until then all values are stored in a array and then binary division takes place. (code is uploaded in github named dummy.cpp is in codes folder along with all other codes
- 2. This code compiles successfully, but while synthesis it gives an error "unsupported memory access on variable 'vla211' which is (or contains) an array with unknown size at compile time".
- 3. Since his does not support dynamic memory allocation and arrays should be of fixed length so Initally I took input message length as a fixed variable with 8 bits and continued with the problem accordingly.
- 4. By using above aspects in point3 I designed the cyclic redundancy check generator module in HLS.