

HLS-Assignment 9 PART-1

June 27, 2023

Sampath Govardhan
FWC22071

VITIS-HLS

1 Problem Statement

Problem Statemt

2 Header File

```
//header.h
#ifndef _HEADER_H_
#define _HEADER_H_

#include <hls_stream.h>
#include "ap_int.h"
using namespace std;

#define N 8          //length of input message
#define y 25         //length of divisor (parity)
#define x N+y-1     //length of crc (len of input+divisor-1)

typedef ap_uint<N> data;

void crc24a(hls::stream<data>& input, hls::stream<data>& output, ap_uint<1> last)

#endif
```

3 CRC bits Generator Code

```
// crc.cpp
#include "header.h"

void crc24a(hls::stream<data>& input, hls::stream<data>& output, ap_uint<1> last)

#pragma HLS INTERFACE mode=axis register_mode=both port=input register
#pragma HLS INTERFACE mode=axis register_mode=both port=output register
#pragma HLS INTERFACE mode=ap_none port=last

    ap_uint<1> crc[x];
    ap_uint<1> divisor[y] = {1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 1, 1, 0, 0,
1, 1, 1, 1, 0, 1, 1};

// Read input stream a
    data d = input.read();
    for (int j = 0; j < N; j++) {
#pragma HLS PIPELINE II=1
        crc[j] = d[j];
    }
// Add padding zeros to message
    for (int i = 8; i < x; i++) {
#pragma HLS PIPELINE II=1
        crc[i] = 0;
    }

// Division is performed only when last is high
    for (int i = 0; i <= x - y; i++) {
#pragma HLS PIPELINE II=1
        if (crc[i] == 1 && last == 1) {
            for (int j = 0; j < y; j++) {
#pragma HLS UNROLL
                crc[i + j] = crc[i+j] ^ divisor[j];
            }
        }
    }

// Find start index of nonzero bits in crc
    int startIdx = 0;
    while (startIdx < x && crc[startIdx] == 0) {
        startIdx++;
    }
```

```

// Store nonzero values into another array and minimum length will be length of
    ap_uint<1> temp[y-1];

    for (int i = 0; i < y-1; i++) {
#pragma HLS PIPELINE II=1
        temp[i] = (startIdx == x) ? crc[i] : crc[startIdx + i];
    }

// Write the result to output stream c
    data o1,o2,o3,o4;

    for (int i = 0; i < y-1; i++) {
#pragma HLS PIPELINE II=1
        if (i < N) {
            o1(i, i) = d(i, i);
            o2(i, i) = temp[i];
        } else if (i < N*2) {
            o3(i%N, i%N) = temp[i];
        } else {
            o4(i%N, i%N) = temp[i];
        }
    }

    output.write(o1);
    output.write(o2);
    output.write(o3);
    output.write(o4);
}

```

4 Test Bench Code

```
//crc_tb.cpp
#include "header.h"

int main() {
    hls::stream<data> a,b;
    data w, z;
    ap_uint<1> last;

    w=0b00010110;
    //msbtolsb

    /* ap_uint<1> dividend[8] = {0, 1, 1, 0, 1, 0, 0, 0};
    //lsbtomsb
        for (int i = 0; i < 8; i++) {

            w(i,i) = dividend[i];

        }

    */

    a.write(w);
    last=1;

    // Perform binary divison
    crc24a(a, b, last);

    // Read the result from the output stream out1
    cout << "CRC generator output : ";
    ap_uint<1> p[32];

    for (int i = 0; i < 4; i++) {
        z = b.read();
        for (int j = 0; j < 8; j++) {
            p[i * 8 + j] = z(j, j);
        }
    }

    for (int i = 0; i < 32; i++) {
        cout << p[i];
    }
```

```

        cout<<endl;

// Checking if output is valid or not
    ap_uint<1> comp[32]; bool flag=0;
    ap_uint<1> divisor[y] = {1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 1, 1, 0, 0,
    1, 1, 1, 1, 0, 1, 1};

//Output is valid only when remainder division of output with divisor is 0
    for (int i = 0; i <= x - y; i++) {
        if (p[i] == 1) {
            for (int j = 0; j < y; j++) {
                p[i + j] = p[i+j] ^ divisor[j];
            }
        }
    }
    cout<<"CRC detector output : ";
    for (int i = 0; i < 32; i++) {
        cout<<p[i];
        if (p[i]==1){
            flag=1;
        }
    }
    cout<<endl;
    if ( flag==0) {
        cout << "!PASS!CRC Check at detector is Success" << std::endl;
    }
    else {
        cout << "!ERROR!CRC Check at detector has Failed" << std::endl;
    }
    return 0;
}

```

5 C simulation Output

```
INFO: [SIM 2] ***** CSIM start *****
INFO: [SIM 4] CSIM will launch GCC as the compiler.
    Compiling ../../../../codes/crc_tb.cpp in debug mode
    Compiling ../../../../codes/crc.cpp in debug mode
    Generating csim.exe
CRC generator output : 01101000101101001111001100000010
CRC detector output : 00000000000000000000000000000000
!PASS!CRC Check at detector is Success
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the
design is 4
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] ***** CSIM finish *****
```

6 HLS Resource Consumption Report

Utilization Estimates					
Summary					
Name	BRAM_18K	DSP	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	0	8	-
FIFO	-	-	-	-	-
Instance	-	-	121	1415	-
Memory	0	-	1	1	0
Multiplexer	-	-	-	146	-
Register	-	-	69	-	-
Total	0	0	191	1570	0
Available	624	1728	460800	230400	96
Utilization (%)	0	0	~0	~0	0

Figure 1: Resource Consumption

7 HLS Timing and Fmax Report




Figure 2: Timing and Fmax

8 CoSimulation Report

Cosimulation Report for 'crc24a'

General Information

Date: Mon Jun 26 11:21:04 AM IST 2023

Solution: sol_crc (Vivado IP Flow Target)

Version: 2022.2.2 (Build 3779808 on Feb 17 2023)

Product family: zynqplus

Project: vitis_ap

Target device: xczu7ev-ffvc1156-2-e

Status: Pass

Cosim Options

Tool: Vivado XSIM

RTL: Verilog

Performance Estimates

Modules & Loops	Avg II	Max II	Min II	Avg Latency	Max Latency	Min Latency
▼ <div>◉ crc24a</div>				103	103	103
➤ <div>◉ crc24a_Pipeline_VITIS_LOOP_15_1</div>			8	8	8	8
➤ <div>◉ crc24a_Pipeline_VITIS_LOOP_20_2</div>			24	24	24	24
➤ <div>◉ crc24a_Pipeline_VITIS_LOOP_27_3</div>			8	8	8	8
➤ <div>◉ crc24a_Pipeline_VITIS_LOOP_39_5</div>			8	8	8	8
➤ <div>◉ crc24a_Pipeline_VITIS_LOOP_46_6</div>			24	24	24	24
➤ <div>◉ crc24a_Pipeline_VITIS_LOOP_54_7</div>			24	24	24	24

Figure 3: Cosimulation

9 Block Design




Figure 4: Block Diagram

10 Verilog Testbench

```
//testbench.v
`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 06/26/2023 11:35:30 AM
// Design Name:
// Module Name: testbench
// Project Name:
// Target Devices:
```

```

// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 -- File Created
// Additional Comments:
//
////////////////////////////////////

module testbench();
    reg ap_clk_0;
    reg ap_rst_n_0;
    always #5 ap_clk_0=~ap_clk_0;

    reg [7:0] ip;
    reg last_0;
    wire [7:0] op;
    wire output_r_TVALID_0;

    initial begin
        ap_clk_0=0;ap_rst_n_0=0;
        #10
        ap_rst_n_0=1;
        #10
        ip=16'b00010110;// ascii "h"

        #1 last_0=1;
        #2000
        $finish;
    end

    design_1_wrapper
    uut(.ap_clk_0(ap_clk_0), .ap_rst_n_0(ap_rst_n_0),.input_r_TDATA_0(ip),
        .last_0(last_0),.output_r_TDATA_0(op),.output_r_TVALID_0(output_r_TVALID_0)

endmodule

```

11 Output Waveform




Figure 5: Output Waveform

HLS-Assignment 9 PART-2

June 27, 2023

VIVADO-VERILOG

1 Problem Statement

Problem Statemt

2 CRC bits Generator Code

```
//crcaxis.v
`timescale 1ns / 1ps

module axis_reg #(
    parameter integer DW_IN = 8,
    parameter integer DW_OUT = 32
)
(
    input wire clk ,
    input wire reset_n ,
    input wire [DW_IN - 1:0] s_tdata ,
    input wire s_tvalid ,
    output wire s_tready ,
    output wire [DW_IN - 1:0] m_tdata ,
    output wire m_tvalid ,
    input wire m_tready ,
    input wire last
);

// reg [DW_OUT-1:0] m_tdata_i;

reg m_tvalid_i;
```

```

reg [0:24] divisor = 25'b1100001100100110011111011;
reg [0:31] crc_reg , crc_own;
reg [3:0] cycle_counter;
reg [7:0] oup;
integer i , j;

always @(posedge clk) begin
    if (!reset_n) begin
        m_tvalid_i <= 0;
        crc_reg <= 0;
        crc_own <= 0;
        cycle_counter <= 0;
    end else if (s_tready) begin
        // m_tvalid_i <= 0;
        crc_reg = {s_tdata , {24{1'b0}}};

        for (i = 0; i <= 7; i = i + 1) begin
            if (crc_reg[i] == 1 && last == 1) begin
                for (j = 0; j < 25; j = j + 1) begin
                    crc_reg[i + j] = crc_reg[i + j] ^ divisor[j];
                end
            end
        end
        end
        end
        crc_own = {s_tdata , crc_reg[8:31]};
        oup = crc_own[7 + (8 * cycle_counter) -: 8];
        cycle_counter = cycle_counter + 1;

    end

    assign m_tdata = oup;
    assign m_tvalid = m_tdata ? 1 : 0;
    assign m_tready = last;
    assign s_tready = m_tready || !m_tvalid;
endmodule

```

3 Test Bench Code

```
//axistb.v
`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 06/27/2023 10:47:14 AM
// Design Name:
// Module Name: axistb
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 – File Created
// Additional Comments:
//
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

module axistb(

    );
    reg clk;
    reg reset_n;
    reg [7:0] s_tdata;
    reg s_tvalid;
    wire s_tready;
    wire [7:0] m_tdata;
    wire m_tvalid;
    reg last;
    reg m_tready;

    // Instantiate the DUT (Design Under Test)
    axis_reg #(
        .DW_IN(8),
        .DW_OUT(32)
    ) dut (
        .clk(clk),
        .reset_n(reset_n),
```

```

        .s_tdata(s_tdata),
        .s_tvalid(s_tvalid),
        .s_tready(s_tready),
        .m_tdata(m_tdata),
        .m_tvalid(m_tvalid),
        .last(last)
    );
/*  design_rtl_IP_wrapper uut
    (.clk_0(clk),
     .last_0(last),
     .m_tdata_0(m_tdata),
     .m_tvalid_0(m_tvalid),
     .reset_n_0(reset_n),
     .s_tdata_0(s_tdata),
     .s_tvalid_0(s_tvalid),
     .m_tready_0(m_tready));
*/
// Clock generation
always #5 clk = ~clk;

initial begin
    // Initialize inputs
    clk = 0;
    reset_n = 1;
    s_tdata = 8'h00;
    s_tvalid = 0;

    // Apply reset
    reset_n <= 0;
    #10;
    reset_n <= 1;

    // Test scenario
    // Wait for reset to de-assert
    #40;

    // Send data and wait for it to be accepted
    s_tdata <= 8'b01101000;
    #1 last=1;

    s_tvalid <= 1;
    #40;
    s_tvalid <= 0;

```



```


        // Wait for some cycles
        #500;

        // Finish simulation
        $finish;
    end


endmodule

```

4 Output Waveform



(a) Output of Verilog testbench



(b) Zoomed format of above figure

5 Block Design




Figure 2: Block Diagram

6 Verilog Testbench

```
//axistb.v
`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 06/27/2023 10:47:14 AM
// Design Name:
// Module Name: axis_tb
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 – File Created
// Additional Comments:
//
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

module axis_tb(

    );
    reg clk;
    reg reset_n;
    reg [7:0] s_tdata;
    reg s_tvalid;
    wire s_tready;
    wire [7:0] m_tdata;
    wire m_tvalid;
    reg last;
    reg m_tready;

    // Instantiate the DUT (Design Under Test)
    /* axis_reg #(
        .DW_IN(8),
        .DW_OUT(32)
    ) dut (
        .clk(clk),
        .reset_n(reset_n),
```

```

        .s_tdata(s_tdata),
        .s_tvalid(s_tvalid),
        .s_tready(s_tready),
        .m_tdata(m_tdata),
        .m_tvalid(m_tvalid),
        .last(last)
    );*/
    design_rtl_IP_wrapper uut
(.clk_0(clk),
 .last_0(last),
 .m_tdata_0(m_tdata),
 .m_tvalid_0(m_tvalid),
 .reset_n_0(reset_n),
 .s_tdata_0(s_tdata),
 .s_tvalid_0(s_tvalid),
 .m_tready_0(m_tready));

// Clock generation
always #5 clk = ~clk;

initial begin
    // Initialize inputs
    clk = 0;
    reset_n = 1;
    s_tdata = 8'h00;
    s_tvalid = 0;

    // Apply reset
    reset_n <= 0;
    #10;
    reset_n <= 1;

    // Test scenario
    // Wait for reset to de-assert
    #40;

    // Send data and wait for it to be accepted
    s_tdata <= 8'b01101000;
    #1 last=1;


    s_tvalid <= 1;
    #40;
    s_tvalid <= 0;

```


```
        // Wait for some cycles
        #500;

        // Finish simulation
        $finish;
    end
endmodule
```

7 Output Waveform



(a) Output of IP testbench



(b) Zoomed format of above figure

8 Matlab Reference



```

1 % divisor polynomial
2 Polynomial='z^24 + z^23 + z^18 + z^17 + z^14 + z^11 + z^10 + z^7 + z^6 + z^5 + z^4 + z^3 + z + 1';
3
4 %inbuilt function for CRC from 5g toolbox
5 crc24a = comm.CRCGenerator(Polynomial);
6
7 %input message
8 x = [0 1 1 0 1 0 0 0]';
9
10 %expected output
11 expectedcrc = [0 1 1 0 1 0 0 0 1 0 1 1 0 1 0 0 1 1 1 0 0 1 1 0 0 0 0 0 1 0]';
12 len = length(expectedcrc);
13
14 %actual output
15 crc = crc24a(x);
16 actualcrc = crc(end-len+1:end);
17
18 %checking whether actual output and expected output are same
19 isequal(actualcrc,expectedcrc)
20 %displaying actual output
21 disp(actualcrc')

```

```

>> crcgenerator
ans =
    logical
     1
Columns 1 through 30
     0     1     1     1     0     0     0     0     1     0     1     1     0     1     0     0     1     1     1     0     0     1     1     0     0     0     0     0     0     0
Columns 31 through 32
     1     0
>>

```

Figure 4: Matlab Reference

9 Conclusion

The Output of CRC IP is matching with Output of reference Matlab code and also using this floating Point Converter Online :

<https://www.h-schmidt.net/FloatConverter/IEEE754.html>

GITHUB : <https://github.com/dk-425/Training.git>