# HLS-Assignment 1

### March 15, 2023

		Sampath Govardhan FWC22071
Contents		
L	Problem Statement	1
2	Design Code	2
3	Test Bench Code	2
1	C Simulation Output	3
5	HLS Resource Consumption	4
3	HLS Timing Report	5
7	Interfaces Report	6
3	C/RTL Cosimulation Output	6
)	C/RTL Cosimulation Report	10

### 1 Problem Statement

Design an 8bit \* 8bit multiplier using HLS. There will be two 8bit inputs (use char data type) and one 16bit output (use short data type). Use ap\_none interface for the port interfaces. Write an HLS testbench to verify the output of the design. Pass 10 pair of input values to design and collect the output, and display inputs and outputs as part of the testbench.

## 2 Design Code

```
#include <stdio.h>
void mul(char a, char b, short *c)
{
*c = a * b;
}
```

### 3 Test Bench Code

```
#include <stdio.h>
int main()
{
    char a;
    char b;
    short c;
int i;

for (i=0;i<=9;i++){
    a = i+1;
    b = i+3;
    mul(a,b,&c);
    printf("%d*%d=%d\n",a,b,c);
}
return 0;
}</pre>
```

## 4 C Simulation Output

## 5 HLS Resource Consumption




Figure 1: Resource Consumption

# 6 HLS Timing Report

0

0

0

# Performance Estimates Timing (ns) Summary Clock Target Estimated Uncertainty ap\_clk 10.00 4.170 1.25 Latency (clock cycles) Summary Latency Interval min max min max Type

Figure 2: Timing Report

0 none

### 7 Interfaces Report




Figure 3: Interface Summmary

### 8 C/RTL Cosimulation Output

 $Starting C/RTL\ cosimulation\ \dots \\ /tools/Xilinx/Vivado/2018.3/bin/vivado_hls\ /home/sam-admin/Desktop/iith/Module-2INFO: [HLS\ 200-10]\ Running\ '/tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/viINFO: [HLS\ 200-10]\ For\ user\ 'sam-admin'\ on\ host\ 'sampaths-lappie'\ (Linux_x86_64).$ 

```
INFO: [HLS 200-10] On os Ubuntu 22.04.2 LTS
INFO: [HLS 200-10] In directory '/home/sam-admin/Desktop/iith/Module-2/sampracti
INFO: [HLS 200-10] Opening project 'home/sam-admin/Desktop/iith/Module-2/sampra
 \begin{tabular}{ll} INFO: [HLS 200-10] \hline Opening solution '/home/sam-admin/Desktop/iith/Module-2/samp INFO: [SYN 201-201] \hline Setting up clock 'default' with a period of 10ns. \\ \end{tabular} 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
       Build using "/tools/Xilinx/Vivado/2018.3/tps/lnx64/gcc-6.2.0/bin/g++"
      Compiling apatb_mul.cpp
      Compiling (apcc) al.c_pre.c.tb.c
INFO: \ [HLS \ 200-10] \ Running \ '/ \ tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/aparter (a) \ (a) \ (b) \ (b) \ (b) \ (c) \ (c)
INFO: [HLS 200-10] For user 'sam-admin' on host 'sampaths-lappie' (Linux_x86_64
INFO: [HLS 200-10] On os Ubuntu 22.04.2 LTS
INFO: [HLS 200-10] In directory '/home/sam-admin/Desktop/iith/Module-2/sampracti
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sam-admin/55441678872439521065
INFO: [APCC 202-1] APCC is done.
      Compiling (apcc) al_tb.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/ap
INFO: [HLS 200-10] For user 'sam-admin' on host 'sampaths-lappie' (Linux_x86_64
INFO: [HLS 200-10] On os Ubuntu 22.04.2 LTS
INFO: [HLS 200-10] In directory '/home/sam-admin/Desktop/iith/Module-2/sampracti
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sam-admin/56071678872445401940
INFO: [APCC 202-1] APCC is done.
       Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ...
1*3=3
2*4=8
3*5=15
4*6=24
5*7=35
6*8 = 48
7*9 = 63
8*10=80
9*11=99
10*12=120
INFO: [COSIM 212-333] Generating C post check test bench ...
            [COSIM 212-12] Generating RTL test bench ...
INFO:
INFO: [COSIM 212-323] Starting verilog simulation.
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/
Vivado Simulator 2018.3
```

```
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected whi
If errors occur, try running xelab with the "-mt off -v 1" switches to see more
   LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/Desktop/iith/
INFO: VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/Desktop/iith/
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/Desktop/iith/
INFO: [VRFC 10-311] analyzing module apatb_mul_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.apatb_mul_top
Compiling module work.glbl
Built simulation snapshot mul
***** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec 6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec 7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
source /home/sam-admin/Desktop/iith/Module-2/sampractrice/verilog/practice/solut
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 15 14:57:47 2023...
***** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec 6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec 7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
source xsim.dir/mul/xsim_script.tcl
\# xsim \{mul\} -autoloadwcfg -tclbatch \{mul.tcl\}
Vivado Simulator 2018.3
Time resolution is 1 ps
source mul. tcl
## run all
```

Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.

Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil\_defaultlib.

```
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"]
// RTL Simulation : 0 / 10 [n/a] @ "125000"
// RTL Simulation : 1 / 10
                         [n/a] @ "145000"
// RTL Simulation : 2 / 10
                         [n/a] @ "155000"
// RTL Simulation : 3 / 10
                         [n/a] @ "165000"
// RTL Simulation : 4 / 10
                         [n/a] @ "175000"
// RTL Simulation : 5 / 10
                         [n/a] @ "185000"
//\ \mathrm{RTL}\ \mathrm{Simulation} : 6 / 10
                         [n/a] @ "195000"
//\ \mathrm{RTL}\ \mathrm{Simulation} : 7 / 10
                         [n/a] @ "205000"
// RTL Simulation : 8 / 10 [n/a] @ "215000"
// RTL Simulation : 9 / 10 [n/a] @ "225000"
// RTL Simulation : 10 / 10 [n/a] @ "235000"
$finish called at time: 275 ns: File "/home/sam-admin/Desktop/iith/Module-2/sa
## quit
INFO: [Common 17-206] Exiting xsim at Wed Mar 15 14:58:08 2023...
INFO: [COSIM 212-316] Starting C post checking ...
1*3=3
2*4=8
3*5=15
4*6=24
5*7=35
6*8=48
7*9=63
8*10=80
9*11=99
10*12=120
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Lat
Finished C/RTL cosimulation.
```

## 9 C/RTL Cosimulation Report

# **Cosimulation Report for 'mul'**

# Result Latency Interval RTL Statusmin avg maxmin avg max VHDL NA NA NA NA NA NA NA NA NA Verilog Pass 0 0 0 0 0 0

Export the report(.html) using the Export Wizard

Figure 4: Cosimulation Report