

Design · Optimize · Verify

# Catapult Design Flow Overview

Catapult Basic Training Module 1

Mike Fingeroff & Rich Toone

# Agenda

- What is High-Level Synthesis?
- Catapult C++ Development Flow Overview
- Setting up the design
- Architectural Constraints
- Resource Constraints
- Scheduling
- RTL and Report Generation
- Automated Verification
- Lab1



#### Algorithm


- Described by the C++/SystemC source code
- Examples: FIR, FFT, DCT, Median Filter

#### Architecture

- The general memory access and computation structure of the algorithm
- Determined by the coding style of the C++/SystemC source code
- Examples:
  - Shift register vs. circular buffer FIR



- In-place vs. systolic array FFT
- Frame-based vs. window-based video filtering




Shift Register vs. Circular Buffer




#### Micro-Architecture

- Implementation variants of a given architecture, e.g.
  - Performing 4 multiplications using 1,2, or 4 multipliers
  - Changing the width of a RAM to increase bandwidth
  - Implementing an array as a RAM or as a register file
  - Pipelining sequential operations to increase throughput
- This can represent major area and performance changes due to parallelism and I/O bandwidth



# The Catapult C Flow





# Catapult C Full Task Bar Flow

- Setup
  - Add Input Files
  - Setup Design
- Constraints
  - Architectural
  - Resource
- Schedule
- Generate RTL





# **Adding Input Files**

- Add files needed for design
- Files may be excluded if not intended for Synthesis
  - Testbench files
  - Helper files used as part of test infrastructure
- Do not add header files that are #include in code
- Options may be set on files (Right Hand Mouse)
  - Exclude from build
  - Options => Individual compiler flags
- Menu: Tools => Set Options => Input
  - Compiler flags
  - Search paths
  - Compiler Home directory



# **Setup Design**

- Select Interface Control 🛖 Start Page 📗 Flow Manager 🛛 🌠 Table 🖟 Constraint Edito... Transaction Done Technology Technology Interface Control Start/Done Handshake Technology CALYPTO Synthesis Tool: Reset behavior 🖃 🚰 FIR\_Fixed.cpp DesignCompiler Compatible Libraries 🚫 void my filter ■ LSI Logic ✓ Base ASIC Library Select Function Hierarchy 🖶 📊 FIR Class.h ■ Sample RAM - Pipe FIR Fixed.h 065nm RAM - Sync w/Dual RW Ports 090nm Block, In-line, Top RAM - Sync w/Separate RW Por 110nm RAM - Sync w/Single RW Port 130nm Select Synthesis tool & Library ROM - Asynchronous 150nm ROM - SynchronousRegIn 180nm ROM - SynchronousRegOut Plus Compatible libraries Register File RAM's & ROM's & custom operators Set a clock frequency Design Frequency: ◆ MHz Output RTL is created to meet Settings | Advanced Apply | Cancel | this frequency
- Advanced settings
  - CSA for ASIC
  - Constant MPY extraction

You can use one clock per


hierarchical block





# Setup Design - Interface Control

#### Clock

- One clock created and assigned to all hierarchical blocks (default: clk)
- Separate hierarchical blocks can have separate clocks
- Reset (per clock)
  - Synchronous reset (default: rst)
  - Asynchronous reset (default: arst\_n)
  - Supports both being used
- Enable (per clock)
  - Enable (default: en)
  - Optional
- Transaction Done (global)
  - Most often used for system integration
  - Also used as part of Verification flow
  - Generates a single one-bit flag for each Resource










# Setup Design – Synthesis Tool & Library


- Technology defines the building blocks in your design
  - Basic Blocks
    - Adders, Subtractors, Bitwise operators
  - IP Blocks
    - RAMs, ROMs, Custom Components (Not covered in this training)
- Libraries are generated using Catapult C Library Builder
  - System is designed to support any RTL synthesis tool
    - Precision RTL, DC, and Magma are currently supported by the GUI
  - FPGA technologies are generated at the factory
  - ASIC Library is generated by user using your RTL synthesis tool
  - IP can be targeted using Library Builder (FPGA or ASIC)
- Best "Quality of Results", Area, and Fmax correlation will be seen when you use a correctly characterized technology library





#### **Architectural Constraints**


- Drive the RTL micro-architecture
  - I/O interface mapping
  - Variable-to-resource mapping
  - Resource and channel mapping (RAM's/Registers)
  - Loop optimizations
    - Unrolling
    - Pipelining
- Set scheduling constraints
  - Effort & Latency/Area goal
  - Percent Sharing Allocation
  - Power Optimizations





#### **Architectural Constraints**

- Ports/Resources
  - Variables beneath
- Internal Arrays
- Constant arrays
- Loops
- Effort Level
  - Medium or High




Global Clock Gating



#### **Resources & Variables**


- A resource is automatically created for every variable
- A resource represents the hardware component interface
- The variable represents the data moving through, or stored in the hardware component
- Variables can be moved onto different Resources (but not down hierarchy)





#### **Interface Constraints**

 Interface protocol set by selecting a resource and applying an interface synthesis constraint




#### Data Flow Graph Analysis

- High-level synthesis analyzes the data dependencies between the various steps in the algorithm
  - Analysis leads to a Data Flow Graph (DFG) description
  - Each node of the DFG represents an operation defined in the C++ code
    - for this example all operations use the "add" operator
  - Connections between nodes represents data dependencies and indicates the order of operations

#### Resource Allocation


- After DFG analysis each operation is mapped onto a hardware resource which is then used during scheduling.
- Resources correspond to a physical implementation of the operator hardware
  - Implementation is annotated with both timing and area information which is used during scheduling
  - Operators may have multiple hardware resource implementations that each have different area/delay/latency trade-offs
- Resources are selected from a technology specific library





#### Scheduling


- High-level synthesis adds "time" to the design during the process known as "scheduling"
- Scheduling automatically shares resources
- Scheduling takes the operations described in the DFG and decides when (in which clock cycle) they are performed
  - Has the effect of adding registers when needed to meet timing
  - Similar to what RTL designers would call pipelining, by which they
    mean inserting registers to reduce combinational delays






### Viewing Scheduling Using the Gantt Chart

Graphical view of the Algorithm/Architecture






# The Gantt Chart C-Step View






# The Gantt Chart C-Step View






# The Gantt Chart Component Utilization View





# **Component Delay**

- Catapult Scheduler estimates area and delay for all operators in the data path
  - Using values from library characterization
- Makes decisions based on area/latency goals and constraints as to what size/speed components to use
  - ASIC typically has 4 data points
  - FPGA's typically only have one implementation
- Components will be "scheduled" into the clock period specified by the clock frequency
  - Less "Percent Sharing Allocation"
- Area & delay data can be observed by hovering the mouse pointer over the component





# Area vs Latency Scheduling Results


- Area goal
  - Uses slower components to stretch out data path at the expense of latency – trade register area vs. component area
- Latency goal
  - Uses fast components to reduce latency as much as possible
- Area goal + maximum latency constraint
  - Achieve latency and then work on reducing area
- Latency goal + maximum area constraint
  - Deliver lowest latency not exceeding area target

# Area Goal: Consistent RAM clk2Q



## The C-Step

- A "State" in a Finite State Machine
  - More C-Steps in a schedule = More states in RTL FSM
  - More states = More, and larger one-hot muxing
  - Larger one-hot muxes = longer FSM delays
- "Percent Sharing Allocation"
  - Portion of the clock reserved for later FSM control muxing and logic
  - Default is 20%
    - Increase to improve RTL slack across whole design
    - Reduce to decrease latency of schedule
  - FPGA's may need as high as 40% due to routing
  - Too high a value and designs may not schedule due to feedback or minimum delay issues






# **Generating RTL**

- Last stage of Synthesis
  - Typically takes 50% of run-time, so only done when schedule is satisfactory
- Constructs final RTL implementation
  - FSM generation
  - Timing analysis and sharing/replication
  - Reporting Area, Bill of Materials
  - Schematics
  - Downstream tool script generation



# **Output Options**


- Tools => Set Options => Output
- Output languages
  - VHDL
  - Verilog
  - SystemC RTL
- Remainder will probably remain as defaults
  - unless there are specific downstream requirements





# Comparing Solutions


- Each different set of constraints will result in a new "solution"
- Catapult places each solution in a different directory on disk
- Multiple solutions are listed in the Table View





# **Output Files**


- Consolidated for each solution directory
  - Reports
  - Schedule
  - RTI
  - Schematics
- Simulation & Verification script generation
- RTL Synthesis and downstream tool scripts
- Flow Manager setup





# Reports

- Commands
  - TCL script file of commands required to reproduce the solution ("directives.tcl")
- Messages from Catapult for Solution
- Cycle data report
- RTL report
  - Most used
  - Includes bill of materials & critical timing report






# RTL report – Bill of Materials

#### Components

- Bit widths
- Area
- Delay
- Quantity
- Alloc
  - Post Scheduling
- Assign
  - Post RTL generation




# RTL Report – Critical Path Timing

 $\pm$ 


- Critical path report
- Can be viewed in schematic
- Estimated timing
  - More accurate timing available after RTL synthesis

```
Register-to-Variable Mappings
Timing Report
  Critical Path
    Max Delav: 2.89947402
                0.1035289800000001
    Path
                                                           Startpoint
                                                           fir_filter:core/reg(MAC
      Instance
                                                           Component
      fir filter:core/reg(MAC:asn.dft)
                                                           mgc_reg_pos_8_0_0_1_1_0
      fir filter:core/MAC:asn.dft
      fir filter:core/MAC-1:mul
                                                           mgc_mul_8_1_8_1_15_4
      fir filter:core/MAC-1:mul.itm
```





# **SCVerify Catapult Verification Extension**




- Facilitates the Verification of the synthesized design
  - The original C++ testbench can be reused (after a few changes) to verify the RTL
  - Transactors convert function calls to pin-level signal activity
    - Push button verification solution creates Makefiles and Simulation Scripts for ModelSim



# Running SCVerify Automated Verification

- Verification scripts generated automatically
  - Push-button checking of C++ against generated RTL





# Lab5 – Catapult Design and Analysis Flow

- In this lab exercise you will
  - Become acquainted with the Catapult GUI
  - Setup & synthesize a simple example design
  - Use the Catapult tools to explore the schedule and resulting schematics
- Unzip ../lab5.zip
- Go to the Lab5 directory
- Follow the instructions in Lab5.doc



# CALYPTO®

Design · Optimize · Verify