Verilog HDL:

Leftover topics

Pravin Zode

Outline

- Fork-join
- Race Condition
- Generate blocks

Fork Join



- Used to create parallel execution of multiple blocks
- Part of the initial or always block.
- All blocks inside fork...join run simultaneously
- Control resumes only after all parallel threads complete
- Commonly used in testbenches, simulation timing, or parallel task modeling

Fork Join



- Code inside fork...join runs in parallel
- Execution resumes after all parallel blocks finish.

```
initial begin
  fork
    // Parallel block 1
    // Parallel block 2
    // ...
  join
end
```

Example: Fork Join

```
1
     module fork_join_demo;
       initial begin
4
         $display("Simulation starts at time = %0t", $time);
         fork
           begin
             #5 $display(">> Task A completed at time = %0t", $time);
           end
10
           begin
11
             #10 $display(">> Task B completed at time = %0t", $time);
12
13
           end
14
15
           begin
             #3 $displ
16
                       Simulation starts at time = 0
17
           end
18
         join
                       >> Task C completed at time = 3
19
                       >> Task A completed at time = 5
         $display("All
20
                       >> Task B completed at time = 10
21
       end
22
                       All parallel tasks done. Resuming after fork-join at time = 1
     endmodule
23
```

Example Output : Fork Join

```
module fork join demo;
1
2
       initial begin
         $display("Simulation starts at time = %0t", $time);
4
         fork
 6
           begin
8
             #5 $display(">> Task A completed at time = %0t", $time);
9
           end
10
11
           begin
             #10 $display(">> Task B completed at time = %0t", $time);
12
13
           end
14
15
           begin
             #3 $0
16
17
           end
                   Simulation starts at time = 0
18
         join
                   >> Task C completed at time = 3
19
20
         $display
                   >> Task A completed at time = 5
21
       end
                   >> Task B completed at time = 10
22
23
     endmodule
                   All parallel tasks done. Resuming after fork-join at time = 10
```

Generate Block

- Used in synthesizable Verilog to instantiate modules or logic repetitively or conditionally.
- Mainly used in RTL coding for Arrays of logic,
 Parameterized designs, Clean and scalable design structure
- Generate block structure
 - for-generate (loop)
 - if-generate (conditional)
 - case-generate (case-based structure)

Generate Block

- Generate loop permits one or more following to be instantiated multiple times using a for loop
 - Variable declarations
 - Modules
 - User defined primitives, gate primitives
 - Continuous assignments
 - Initial and always blocks

Generate Block

- Generate loop permits one or more following to be instantiated multiple times using a for loop
 - Variable declarations
 - Modules
 - User defined primitives, gate primitives
 - Continuous assignments
 - Initial and always blocks

For Generate Block

```
genvar i;
generate
  for (i = 0; i < 4; i = i + 1) begin : gen_loop
    my_module u (.a(in[i]), .b(out[i]));
  end
endgenerate</pre>
```

Instantiates 4 copies of my_module with indexed connections

For Generate Block with gate level primitives

```
1
     module bitwise_xor_gate #(parameter N = 8) (
         input wire [N-1:0] a,
         input wire [N-1:0] b,
         output wire [N-1:0] y
4
5
     );
6
7
     genvar i;
8
     generate
         for (i = 0; i < N; i = i + 1) begin : xor_loop
             xor (y[i], a[i], b[i]);
10
11
         end
12
     endgenerate
13
     endmodule
14
```

For Generate Block with assign

```
module bitwise_xor #(parameter N = 8) (
          input wire [N-1:0] a,
 3
         input wire [N-1:0] b,
         output wire [N-1:0] y
 5
 6
     genvar i;

∨ generate

         for (i = 0; i < N; i = i + 1) begin : xor_gen</pre>
              assign y[i] = a[i] ^ b[i];
10
11
         end
12
    endgenerate
13
14
     endmodule
```

For Generate Block with always

```
1
     module bitwise_xor #(parameter N = 8) (
         input wire [N-1:0] a,
3
         input wire [N-1:0] b,
4
         output reg [N-1:0] y
5
6
    genvar i;
8
     generate
9
         for (i = 0; i < N; i = i + 1) begin : xor_gen
10
             always @(*) begin
               y[i] = a[i] ^ b[i];
11
12
             end
13
         end
14
     endgenerate
15
16
     endmodule
```

Example: Full Adder

```
module ripple_carry_adder #(parameter N = 4)(
                                                    1
                                                             input [N-1:0] a,
                                                    2
 1 ∨ module full adder (
                                                            input [N-1:0] b,
                                                    3
          input a,
                                                    4
                                                            input
                                                                            cin,
         input b,
                                                            output [N-1:0] sum,
                                                    5
         input cin,
                                                            output
                                                    6
                                                                            cout
 5
         output sum,
                                                    7
                                                        );
 6
         output cout
                                                        wire [N:0] carry;
 7
     );
                                                        assign carry[0] = cin;
                                                    9
8
                                                   10
                                                        genvar i;
9
     wire axorb, aandb, aandcin, bandcin;
                                                        generate
                                                   11
10
                                                            for (i = 0; i < N; i = i + 1) begin : rca_stage</pre>
                                                   12
     // sum = a ^ b ^ cin
11
                                                   13
                                                                 full_adder fa (
     xor (axorb, a, b);
12
                                                   14
                                                                     .a(a[i]),
     xor (sum, axorb, cin);
13
                                                   15
                                                                     .b(b[i]),
14
                                                                     .cin(carry[i]),
                                                   16
     // cout = (a & b) | (a & cin) | (b & cin)
15
                                                                     .sum(sum[i]),
                                                   17
     and (aandb, a, b);
16
                                                                     .cout(carry[i+1])
                                                   18
     and (aandcin, a, cin);
17
                                                   19
                                                                 );
     and (bandcin, b, cin);
                                                   20
                                                             end
18
                                                   21
                                                        endgenerate
         (cout, aandb, aandcin, bandcin);
19
                                                   22
                                                        assign cout = carry[N];
                                                   23
                                                        endmodule
```

IF Generate Block (Conditional Instantiation)

```
generate
  if (MODE == 1) begin : gen_mode1
    // logic for mode 1
  end else begin : gen_mode0
    // logic for mode 0
  end
end
endgenerate
```

 Very useful for selecting implementations based on parameters

IF Generate Block (Conditional Instantiation)

```
module simple_if_generate #(
 1
 2
          parameter USE_AND = 1 // Set to 1 for AND, 0 for OR
 3
     )(
 4
         input wire a,
         input wire b,
 6
         output wire y
     );
 8
 9
     // Conditional logic using if-generate
10
     generate
11
          if (USE_AND) begin : and_block
12
              assign y = a \& b;
13
         end else begin : or_block
14
              assign y = a \mid b;
15
         end
     endgenerate
16
17
18
     endmodule
```

Case-Generate (Select Instantiation)

```
generate
  case (DATA_WIDTH)
    8: begin : gen8
     // logic for 8-bit
    end
    16: begin : gen16
     // logic for 16-bit
    end
    default: begin : gen_default
     // default logic
    end
  endcase
endgenerate
```

Useful in flexible bus-width or multi-mode designs

Case-Generate (Select Instantiation)

```
1
     module generate_case_example #(
          parameter MODE = 0 // Selects the operation: 0 = AND, 1 = OR, 2 = XOR)
         (input wire a,
         input wire b,
 4
         output wire y
 5
 6
     );
     generate
 8
          case (MODE)
 9
              0: begin : and block
                  assign y = a \& b;
10
11
              end
              1: begin : or_block
12
                  assign y = a \mid b;
13
14
              end
15
              2: begin : xor block
                  assign y = a \wedge b;
16
17
              end
              default: begin : default_block
18
19
                  assign y = 1'b0; // Default output
20
              end
          endcase
21
22
     endgenerate
     endmodule
23
```



Thank you!

Happy Learning