

High Level
Data Analytics DSLs

Parallel Pattern Backend

a. Common DSL IR
Parallel Patterns

b. Parallel Pattern Compiler
Delite

Tiled Parallel Pattern IR

c. Hardware Lowering

d. Hardware Accelerator IR
Spatial IR

e. Accelerator Compiler
Spatial

FPGA Bitfile



Domain-specific operators




Parallel pattern operators

Array tiling, loop tiling, fusion



Fused and tiled pattern patterns



Localized memories and
hardware-specific operations

*Pipelining, memory banking,
register retiming*

Intermediate Representation (IR)

Compiler / Graph Lowering