Govt. Engineering College, Thrissur

Examination - DS LAB

Date: 5-04-2020

Kowsik Nandagopan D.

Roll No. 31, SA CSE

Register No. TCR18CS031

Kowsik Nandagopan D Roll No 31 TCR 18 CS 031

1. Design and Implement binay to gray code Converter.

AIM

Design and Implementation of binary to gray. Coole converter.


DESIGN


Gray code is a non-weighted representation. His exed in telecomm unication. There is only one bit change between successive row of data. Here we will be concentrating on 45H binary to gray code convertex we have to convert 45H binary B3 B2 B, Bo (B3 MSB Bo is LSB) to G3 G2G, Go (Gray bits) Consider the following truth table.

Steps we must follow

- O Constanct Touth Table P.T.O
- 2) Get the function after inference from - Irnth table by doing KMap (Karnaugh Map)
- 3 Write the # minemised function from KMap
- 4 Do the combinational circuit using Kmap


-			Gray						
	Вз	Bina B2	В,	Вø		613	92	91	60
>	0	0	0	0		.0	0	0	0
1	0	0	0	1		0	0	0	
2			ĺ	0		0	0		
3	0	0		1			0		6
,	0	1	0	0		0	1	1	0
		1	0	1		0	1	1	
5	0	1	1	0				0	
7	0		1 .		and section that		1	0	0
8			0		Carried State of the			Ď	0
3		0	0	. 1.	- Land		· · · · · · · · · · · · · · · · · · ·	0	1
10		. 0		0			(- 1
-	1	0	1	ĺ	*	,]			٥
1	1		0	0			0		0
15	1	1	0	1		us -	0	1	1
B				0			0		
15				1			0	0	0
13	L								





Go functions are 93 = B3 92 = B3 @ B2 97 \$ 20 B1 90 = B1 OB

Combinational circuit.



PROCE PURE

Test the components

tiere components are 10 7486 (XOR) And-p Connecting wires, probes.

· IC can be trasted in digital K-tester.
• Wires with multimeter.

2. Set up the above circuit on breed board


4. Observe the out put of the circuit and compare with fruth lable of verify.

EXPECTED OUTPUT

Expected output when we apply the B.3.B.B. Bo we should get the output 6,36,26,60 is exactly like fouth table.

			50					
В3	B 2	BI	Bo)	93	92	91	90
0	0	0	0		0	0	0	Ī
0	0	0					1	1
0	0) (0		0	0	1	0
	,	4	1		0		1	
0	l	0	0		0	1	1	1
D		Ò			0	1		i
0	1	1	0		0		0	\sim
0	1	1			0		0	7
	D	0	0		1		0	1
	0	0			(0	1
1	0		0		1	(1	-
1	\Diamond	1	1		1			0
1	1	0	0		1	0	1	0
1	1	\wedge	1		ĺ	0	1	l
1	1	1	, ,		1	0	0	1
1	١				1			\circ
	1	(٩	\mathcal{D}		

P. T. O



VIVA QUESTIONS

1.

First A Clack place to enter data 1011 to Shift register I because its series in series will negliater A bits of the form 1011. With last clock pulse the output to Shift register is no altained.

Next A clock pulse required to get the output in only of series.

m > 5150 - 3 1170 - 5 150 - 3 mil

12 clock Pulses

2.

a Synchronous (1) Sequential Circuit (11s RS-/LIP(10) using 100)

(ii) S=1 R=1 is undefined + late In-frantale of
RS-flipflop.

It is called Race condition (Race Around in JK)

The only put loggles to

When I neir is a transition from high to low the output just loggle once if out put out of is of then affect transition the output will be of at of

Ck R S Q Q Q Alu Change X I I A Grange Clock 83

8

DOTALL F

OFF/LOW

