

Govt. Engineering College, Thrissur

Examination –
DS LAB

Date: 5-04-2020

Kowsik Nandagopan D.

Roll No. 31, SA CSE

Register No. TCR18CS031

Kowsik Nandagopan D
Roll No 31 TCR 18 CSD31

1. Design and Implement Binary to Gray code Converter.

AIM

Design and Implementation of binary to gray code converter.

DESIGN

Gray code is a non-weighted representation. It is used in telecommunication. There is only one bit change between successive row of data. Here we will be concentrating on 4 bit binary to gray code converter

We have to convert 4 bit binary $B_3 B_2 B_1 B_0$ (B_3 MSB B_0 is LSB) to $G_3 G_2 G_1 G_0$ (Gray bits). Consider the following truth table.


Steps we must follow

- ① Construct Truth Table P.T.O
- ② Get the function after inference from truth table by doing KMap (Karnaugh Map)
- ③ Write the minimised function from KMap
- ④ Do the combinational circuit using KMap

	Binary				Gray			
	B ₃	B ₂	B ₁	B ₀	G ₃	G ₂	G ₁	G ₀
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	1
3	0	0	1	1	0	0	1	0
4	0	1	0	0	0	1	1	0
5	0	1	0	1	0	1	1	1
6	0	1	1	0	0	1	0	1
7	0	1	1	1	0	1	0	0
8	1	0	0	0	1	1	0	0
9	1	0	0	1	1	1	0	1
10	1	0	1	0	1	1	1	1
11	1	0	1	1	1	1	1	0
12	1	1	0	0	1	0	1	0
13	1	1	0	1	1	0	1	1
14	1	1	1	0	1	0	0	1
15	1	1	1	1	1	0	0	0


K MAP FROM TRUTH TABLE

For G_3



$$G_3 = B_3 \quad \text{--- (1)}$$

For G_2



$$G_2 = \overline{B_3} B_2 + \overline{B_2} B_3$$

$$G_2 = B_3 \oplus B_2 \quad \text{--- (2)}$$

For G_1

$B_3 B_2$		$B_1 B_0$			
		00	01	11	10
00		0 ₀	0 ₁	1 ₃	1 ₂
01		1 ₄	1 ₅	0 ₇	0 ₆
11		1 ₁₂	1 ₁₃	0 ₁₅	0 ₁₄
10		0 ₈	0 ₉	1 ₁₁	1 ₁₀

Groupings: B_2 (rows 01, 11), B_1 (columns 11, 10), B_3 (rows 11, 10)

$$G_1 = B_2 \overline{B_1} + B_1 \overline{B_2}$$

$$G_1 = B_1 \oplus B_2 \quad \text{--- (8)}$$

For G_0

$B_3 B_2$		$B_1 B_0$			
		00	01	11	10
00		0 ₀	1 ₁	0 ₃	1 ₂
01		0 ₄	1 ₅	0 ₇	1 ₆
11		0 ₁₂	1 ₁₃	0 ₁₅	1 ₁₄
10		0 ₈	1 ₉	0 ₁₁	1 ₁₀

Groupings: B_2 (rows 01, 11), B_1 (columns 01, 11), B_3 (rows 11, 10)


$$G_0 = B_0 \overline{B_1} + \overline{B_0} B_1$$

$$G_0 = B_0 \oplus B_1$$

G_0 functions are

$$G_3 = B_3 \quad G_2 = B_3 \oplus B_2 \quad G_1 = B_2 \oplus B_1 \quad G_0 = B_1 \oplus B_0$$

Combinational circuit



PROCEDURE

1. Test the components
 - These components are IC 7486 (XOR) and connecting wires, probes.
 - IC can be tested in digital IC-tester.
 - Wires with multimeter.
2. Set up the above circuit on bread board
4. Observe the output of the circuit and compare with truth table & verify.


EXPECTED OUTPUT

Expected output when we apply the $B_3 B_2 B_1 B_0$ we should get the output $G_3 G_2 G_1 G_0$ is exactly like truth table.

B_3	B_2	B_1	B_0	G_3	G_2	G_1	G_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

P.T.O


WAVE FORM



VIVA QUESTIONS

1.

- First 4 clock pulse to enter data 1011 to Shift register 1 because its series in series shift
- Next 4 ~~bits~~ is required to make shift register 4 bits of the form 1011. With last clock pulse the output to shift register 3 is obtained.
- Next 4 clock pulse required to get the output in output in series.



12 clock pulses

2.

a. Synchronous
(i) Sequential Circuit (HS RS flip flop using NOR)

(ii) $S=1$ $R=1$ is undefined state in truth table of RS flip flop.

It is called Race condition (Race Around in JK)
The output toggles ~~to~~.


* When there is a transition from high to low
the output just toggle once if output at Q
is Q then after transition the output will be \bar{Q} at Q .

Ck	R	S	Q	\bar{Q}
1	1	1	Q	\bar{Q}
↓ Transition			\bar{Q}	Q
X	1	1	Q	Q

Q → No change
then after
since clock is
OFF/LOW

3.

3



It is positive edge triggered asynchronous ^{down counter} circuit
 so the output is like above wave-form.

