

EE3113 Homework Assignment-2

Krishna Srikar Durbha

EE18BTECH11014

Note: Mathematical Explanations for some of the questions are at the end.

1 1.MOSFET Resistance

Specifications:

$$\frac{W}{L} = 240/180 \tag{1}$$

$$W = 240nm, L = 180nm \tag{2}$$

$$V_{DD} = 1.8 \text{ Volts}, C = 1pF \tag{3}$$

$$\text{Voltage Drop across on Capacitor} = 1.8 \text{ Volts} \tag{4}$$

$$R = dV_{DS}/dI_D \tag{5}$$

1.1 1a

1.1.1 N-MOSFET

SPICE Netlist:

```
1 Question-1 for N-MOSFET
2
3 * Model
4 .include "TSMC180.lib"
5 .model nch_tt nmos
6
7 * Circuit
8 Vdd      G      0      DC      1.8
9 V        1      D      DC      0
10 M        D      G      0      0      nch_tt W=240n L=180n
11 C        1      0      1p
12
13 * Analysis
14 .tran 0.1p 50n
15
16 * Results
17 .ic      V(1) = 1.8
18 .control
19 run
20 let ID = V#branch
21 plot ID vs V(D)
22 plot V(D)/ID vs V(D)
23 .endc
24
25 .end
```

Results:




Figure 1: I_D vs V_{DS} Characteristics of N-MOSFET




Figure 2: R vs V_{DS} Characteristics of N-MOSFET

1.1.2 P-MOSFET

SPICE Netlist:

```
1 Question-1 for P-MOSFET
2
3 * Model
4 .include "TSMC180.lib"
5 .model pch_tt pmos
6
7 * Circuit
8 Vdd    G      0      DC      -1.8
9 V      1      D      DC      0
10 M      D      G      0      0      pch_tt W=240n L=180n
11 C      1      0      1p
12
```

```
13 * Analysis
14 .tran 0.1p 50n
15
16 * Results
17 .ic V(1) = -1.8
18 .control
19 run
20 let ID = V#branch
21 plot ID vs V(D)
22 plot V(D)/ID vs V(D)
23 .endc
24
25 .end
```

Results:




Figure 3: I_D vs V_{DS} Characteristics of P-MOSFET




Figure 4: R vs V_{DS} Characteristics of P-MOSFET

1.2 1b

$$R_{eq} = 0.5 \times \left[R(V_{DS} = \frac{V_{DD}}{2}) + R(V_{DS} = V_{DD}) \right]$$

(6)

1.2.1 N-MOSFET


V_{GS} (in Volts)	$R(V_{DS} = 0.5V_{DD})$ (in Ω)	$R(V_{DS} = V_{DD})$ (in Ω)	R_{eq} (in Ω)
1.8	4660	8772.73	6616.4
1.5	5235.29	9803.92	7519.605
1.2	6463.67	12063.3	9263.485
0.9	10320	18620	14470
0.6	47070.7	80000	63535.35

1.2.2 P-MOSFET

V_{GS} (in Volts)	$R(V_{DS} = 0.5V_{DD})$ (in Ω)	$R(V_{DS} = V_{DD})$ (in Ω)	R_{eq} (in Ω)
-1.8	12393.9	20878.8	16636.35
-1.5	16062.5	27541.7	21802.1
-1.2	23762.7	41355.9	32559.3
-0.9	44793.8	79278.4	62036.1
-0.6	178958	321277	250117.5

There is a huge difference between values in **Table 3.3** of Reference Book and our Values, is because of the $\frac{W}{L}$ ratio between the MOSFETs.

2 2.MOSFET Capacitance



Specifications for Short Channel MOSFET:

$$L = 180 \text{ nm} \tag{7}$$

$$W = 450 \text{ nm} \tag{8}$$

Specifications for Long Channel MOSFET:

$$L = 10 \text{ }\mu\text{m} \tag{9}$$

$$W = 25 \text{ }\mu\text{m} \tag{10}$$

Calculations:

$$V_{applied} = V_{CM} + V_0 \sin(\omega t) \tag{11}$$

$$V_0 = \frac{1}{2\pi f} = \frac{1}{\omega} \tag{12}$$

$$I = CV_0\omega \cos(\omega t) = C \cos(\omega t) \tag{13}$$

$$C = I(t = \frac{2\pi}{\omega}) \tag{14}$$

For plotting Gate Capacitance vs V_{GS} , $V_{GS} = V_{CM}$ is varied from $[-1.8, 1.8]$ Volts.

2.1 2a

Assuming,

$$f = 100 \text{ Hz} \tag{15}$$

$$V_0 = \frac{1}{2\pi f} = 0.00159154943 \text{ Volts} \tag{16}$$

$$V_0 \approx 0.0016 \text{ Volts} \tag{17}$$

2.1.1 Long Channel N-MOSFET

SPICE Netlist:

```
1 Question-2a Long Channel N-MOSFET
2
3 * Model
4 .include "TSMC180.lib"
5 .model nch_tt nmos
6
7 * Circuit
8 Vs      G      1      AC      SIN(0 0.00159154943 100)
9 Vcm     1      0      DC      -1.8
10 M       0      G      0      0      nch_tt W=25u L=10u
11
12 * Results
13 .control
14 run
15
16 let Vg = -1.8
17 let X = vector(180)
18 let Y = vector(180)
19
20 while Vg < 1.81
21     alter @Vcm Vg
22     tran 10u 10m
23     meas tran Capacitance FIND Vs#branch AT = 10m
24     let X[50*(Vg+1.8)] = Vg
25     let Y[50*(Vg+1.8)] = -Capacitance
26
27     let Vg = Vg + 0.02
28 end
29 plot Y vs X
30
31 .endc
32 .end
```

2.1.2 Short Channel N-MOSFET

SPICE Netlist:

```
1 Question-2a Short Channel N-MOSFET
2
3 * Model
4 .include "TSMC180.lib"
5 .model nch_tt nmos
6
7 * Circuit
8 Vs      G      1      AC      SIN(0 0.00159154943 100)
9 Vcm     1      0      DC      -1.8
10 M       0      G      0      0      nch_tt W=450n L=180n
11
12 * Results
13 .control
14 run
15
16 let Vg = -1.8
17 let X = vector(180)
18 let Y = vector(180)
```

```
19
20 while Vg < 1.81
21     alter @Vcm Vg
22     tran 10u 10m
23     meas tran Capacitance FIND Vs#branch AT = 10m
24     let X[50*(Vg+1.8)] = Vg
25     let Y[50*(Vg+1.8)] = -Capacitance
26
27     let Vg = Vg + 0.02
28 end
29 plot Y vs X
30
31 .endc
32 .end
```

Results:




Figure 5: C vs V_G for Long Channel Device




Figure 6: C vs V_G for Short Channel Device

2.2 2b

2.2.1 Long Channel N-MOSFET for $f=10\text{MHz}$

SPICE Netlist

```
1 Question-2b Long Channel N-MOSFET for f = 10MEG Hz
2
3 * Model
4 .include "TSMC180.lib"
5 .model nch_tt nmos
6
7 * Circuit
8 Vs      G      1      AC      SIN(0 0.000000015915 10MEG)
9 Vcm     1      0      DC      -1.8
10 M       0      G      0      0      nch_tt W=25u L=10u
11
12 * Results
13 .control
14 run
15
16 let Vg = -1.8
17 let X = vector(180)
18 let Y = vector(180)
19
20 while Vg < 1.81
21     alter @Vcm Vg
22     tran 1n 0.1u
23     meas tran Capacitance FIND Vs#branch AT = 0.1u
24     let X[50*(Vg+1.8)] = Vg
25     let Y[50*(Vg+1.8)] = -Capacitance
26
27     let Vg = Vg + 0.02
28 end
29 plot Y vs X
30
31 .endc
32 .end
```

Results:




Figure 7: C vs V_G for Long Channel Device for $f = 10\text{MHz}$

2.2.2 Short Channel N-MOSFET for $f=10\text{MHz}$

SPICE Netlist

```
1 Question-2b Short Channel N-MOSFET for f = 10MEG Hz
2
3 * Model
4 .include "TSMC180.lib"
5 .model nch_tt nmos
6
7 * Circuit
8 Vs      G      1      AC      SIN(0 0.000000015915 10MEG)
9 Vcm     1      0      DC      -1.8
10 M       0      G      0      0      nch_tt W=450n L=180n
11
12 * Results
13 .control
14 run
15
16 let Vg = -1.8
17 let X = vector(180)
18 let Y = vector(180)
19
20 while Vg < 1.81
21     alter @Vcm Vg
22     tran 1n 0.1u
23     meas tran Capacitance FIND Vs#branch AT = 0.1u
24     let X[50*(Vg+1.8)] = Vg
25     let Y[50*(Vg+1.8)] = -Capacitance
26
27     let Vg = Vg + 0.02
28 end
29 plot Y vs X
30
31 .endc
32 .end
```

Results:





Figure 8: C vs V_G for Short Channel Device for $f = 10\text{MHz}$

2.2.3 Long Channel N-MOSFET for f=10GHz

SPICE Netlist:

```
1 Question-2b Long Channel N-MOSFET for f = 10G Hz
2
3 * Model
4 .include "TSMC180.lib"
5 .model nch_tt nmos
6
7 * Circuit
8 Vs      G      1      AC      SIN(0 0.0000000000015915 10G)
9 Vcm     1      0      DC      -1.8
10 M      0      G      0      0      nch_tt W=25u L=10u
11
12 * Results
13 .control
14 run
15
16 let Vg = -1.8
17 let X = vector(180)
18 let Y = vector(180)
19
20 while Vg < 1.81
21     alter @Vcm Vg
22     tran 5p 10.1n
23     meas tran Capacitance FIND Vs#branch AT = 10n
24     let X[50*(Vg+1.8)] = Vg
25     let Y[50*(Vg+1.8)] = -Capacitance
26
27     let Vg = Vg + 0.02
28 end
29 plot Y vs X
30
31 .endc
32 .end
```

Results:




2.2.4 Short N-MOSFET for f=10GHz

SPICE Netlist:


```
1 Question-2b Short Channel N-MOSFET for f = 10G Hz
2
3 * Model
4 .include "TSMC180.lib"
5 .model nch_tt nmos
6
7 * Circuit
8 Vs      G      1      AC      SIN(0 0.000000000015915 10G)
9 Vcm     1      0      DC      -1.8
10 M       0      G      0      0      nch_tt W=450n L=180n
11
12 * Results
13 .control
14 run
15
16 let Vg = -1.8
17 let X = vector(180)
18 let Y = vector(180)
19
20 while Vg < 1.81
21     alter @Vcm Vg
22     tran 1p 0.101n
23     meas tran Capacitance FIND Vs#branch AT = 0.1n
24     let X[50*(Vg+1.8)] = Vg
25     let Y[50*(Vg+1.8)] = -Capacitance
26
27     let Vg = Vg + 0.02
28 end
29 plot Y vs X
30
31 .endc
32 .end
```

Results:



The difference between HFCV and LFCV characteristics is due to the time required for electrons to settle down. When the Frequency is high, there won't be any time for electrons to reach Gate end of MOSFET. When Frequency is Low, Electrons reach the Gate end and Capacitance increases.

3 5.NMOS Inverter - SPICE simulations



Specifications

$$\frac{W}{L} = 1.5/0.5 \tag{18}$$

$$W = 540nm, L = 180nm \tag{19}$$

$$V_G = [0, 1.8] \text{ Volts} \tag{20}$$

$$R = dI_D/dV_{DS} \tag{21}$$

3.1 5a

SPICE Netlist

```
1 Question-5a
2
3 * Model
4 .include "TSMC180.lib"
5 .model nch_tt nmos
6
7 * Circuit
8 VG      G      0      1.8
9 M        D      G      0      0      nch_tt W=540n L=180n
10 R        D      2      75k
11 V        2      0      DC      2.5
12
13 * Analysis
14 .dc VG 0 1.8 1m
15
16 * Results
17 .control
18 run
19 let ID = -V#branch
20 let Vout = V(D)
21 let Vin = V(G)
22 plot Vout
23 plot deriv(Vout)
24 .endc
25
26 .end
```

Results:




Figure 9: VT Characteristics




Figure 10: Gain of Inverter

3.2 5b

As Load Resistance increases Magnitude of Gain Increases. On solving Small Signal Model of MOSFET,

$$\frac{dV_{out}}{dV_{in}} = -g_m R_{load} \tag{22}$$

$$g_m = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{Th}) \tag{23}$$

SPICE Netlist:

```
1 Question-5b
2 *Load Resistance is varies from 10k to 100k as steps of 10k*
3
4 * Model
5 .include "TSMC180.lib"
6 .model nch_tt nmos
7
8 * Circuit
9 VG      G      0      1.8
10 M      D      G      0      0      nch_tt W=540n L=180n
11 R      D      2      100k
12 V      2      0      DC      2.5
13
14 * Analysis
15 .dc VG 0 1.8 1m
16
17 * Results
18 .control
19 run
20 let ID = -V#branch
21 let Vout = V(D)
22 let Vin = V(G)
23 *plot Vout
24 plot deriv(Vout) vs V(G)
25 wrdata ../Data/5b/10.dat V(G) deriv(Vout)
26 .endc
27
28 .end
```

Python Code for Plotting

```
1 import numpy as np
2 import matplotlib.pyplot as plt
3 import os
4 def File2Numpy(Path):
5     Content = []
6     for i in open(Path).readlines():
7         Content.append(i.strip().split())
8     Content = np.array(Content).astype(float)
9     x = Content[:,1]
10    y = Content[:,3]
11    return np.array([x,y]).T
12
13 Path = "../Data/5b/"
14 DataFiles = len(os.listdir(Path))
15 # Load Resistance
16 R = np.arange(10,110,10) * 1000
17 # Gain
18 Gain, PeakGain, Vm = [], [], []
19 # Reading Files
20 for i in range(DataFiles):
21     Gain.append(File2Numpy(Path+str(i+1)+".dat"))
22 Gain = np.array(Gain)
23 # Plotting Gain as function VG
24 plt.figure(figsize=(7,7))
25 for i in range(Gain.shape[0]):
26     PeakGain.append(np.min(Gain[i,:,1]))
```

```
27     ind = np.argmin(Gain[i,:,1])
28     Vm.append(Gain[i,ind,0])
29     plt.plot(Gain[i,:,0],Gain[i,:,1], label=str(int(R[i]/1000))+ "K ohm")
30 plt.legend()
31 plt.grid()
32 plt.title(r"Gain vs $V_G$")
33 plt.xlabel(r"$V_G$")
34 plt.ylabel("Gain")
35 plt.savefig("5b_Gain.png")
36 # Plotting Peak Gain
37 plt.figure(figsize=(7,7))
38 plt.plot(R,PeakGain)
39 plt.grid()
40 plt.title(r"PeakGain vs R")
41 plt.xlabel("R")
42 plt.ylabel("PeakGain")
43 plt.savefig("5b_PeakGain.png")
44 # Plotting Vm
45 plt.figure(figsize=(7,7))
46 plt.plot(R,Vm)
47 plt.grid()
48 plt.title(r"Vm vs R")
49 plt.xlabel("R")
50 plt.ylabel("Vm")
51 plt.savefig("5b_Vm.png")
52 plt.show()
```

Results:




Figure 11: Gain vs V_G




Figure 12: Peak Gain vs R_{load}




Figure 13: V_m vs R_{load}

3.3 5c

$$C = 3pF \quad (24)$$

SPICE Netlist

```

1 Question-5c
2
3 * Model
4 .include "TSMC180.lib"
5 .model nch_tt nmos
6
7 * Circuit
8 VG      G      0      PULSE(0 1 0 0 0 2u 4u)
9 M      D      G      0      0      nch_tt W=540n L=180n
10 R      D      2      75k

```



```

11 V      2      0      DC      2.5
12 C      D      0      3p
13
14 * Analysis
15 .tran  0.1n  10u
16
17 * Results
18 .control
19 run
20 let ID = -V#branch
21 let Vout = V(D)
22 let Vin = V(G)
23 plot   Vin
24 plot   Vout
25 .endc
26
27 .end

```

Results:




Figure 14: Output of the Circuit for an Ideal Clock Signal with $f = 250k\text{Hz}$ and duty-cycle of 50%

$$t_r = 0.489\ \mu\text{s} \tag{25}$$

$$t_p = 32.0896\ \text{ns} \tag{26}$$

$$t_f = 63.134\ \text{ns} \tag{27}$$

Rise Time and Fall Time are difference is due to the Resistance of MOSFET . During Rise Time of V_{out} , $V_{in} = low$, which means MOSFET is turned off. So, Capacitor gets charged by drawing Power through Resistor(R_L) from V_{DD} . When discharging i.e during Fall of Output, Capacitors gets discharged through MOSFET and due to Low Resistance of MOSFET when compared to R_L , Fall-Time is less than Rise-Time of Output.