Dennis Lang

ECE 111 Winter 2024

Professor John Eldon

10 March 2024

Lab 8

Part A: UART Receiver

```
design.sv uart_rx.sv × uart_top.sv × uart_tx.sv ×
      1 // UART RX RTL Code
     1 // UART RX RIL Code
2 module uart_rx #(parameter NUM_CLKS_PER_BIT=16)
3 (input clk, rstn, rx, // input serial incoming data
4 output logic done, // indicates 8-bit serial data is converted into 8-bit parallel data and available on dout port
5 output logic [7:0] dout // 8-bit parallel data output
    // count variable
plogic [$clog2(NUM_CLKS_PER_BIT)-1:0] count;
   10
11 // state encoding and state variable
12 enum logic[3:0]{
13    RX_IDLE = 4'b0000,
14    RX_START_BIT = 4'b0001,
15    RX_DATA_BIT0 = 4'b0011,
17    RX_DATA_BIT1 = 4'b0011,
18    RX_DATA_BIT2 = 4'b0100,
18    RX_DATA_BIT3 = 4'b0101,
19    RX_DATA_BIT3 = 4'b0101,
19    RX_DATA_BIT4 = 4'b0110,
20    RX_DATA_BIT5 = 4'b0111,
21    RX_DATA_BIT5 = 4'b0101,
22    RX_DATA_BIT7 = 4'b1001,
23    RX_STOP_BIT = 4'b1010} state;
24
    24
   25 // FSM with single always block for next state,
26 // present state flipflop and output logic
27 always_ff @(posedge clk) begin
              if(!rstn) begin
                 done <= 0;
count <= 0;
    29
                   dout <= 0;
state <= RX_IDLE;</pre>
   31
32
               else begin
   34
35
                   case(state)
    36
37
                          RX_IDLE: begin
                                done <= 0;
count <= 0;
                           39
40
   41
42
    43
                          end
RX_START_BIT: begin
    // sample start bit value at mid-point, for start bit counter
// value = 7 is midpoint
    // wait for rx to transition from 1 to 0
if(rx == 0 && count == ((NUM_CLKS_PER_BIT-1)/2)) begin
done <= 0;
state <= RX_DATA_BITO;</pre>
   44
45
    47
    48
    49
50
                                     count <= 0;
                                    dout <= 0;
    52
    53
   54
55
                                else count <= count + 1;
                              end
```

```
56
                 RX_DATA_BITO: begin
                       // sample start bit value at mid-point
                 // for each databit to get midpoint count value is 16
// counting starts from midpoint of previous bit and ends at midpoint
58
59
 60
                 // of current data bit
                   if(count == (NUM_CLKS_PER_BIT-1)) begin
state <= RX_DATA_BIT1;
count <= 0;</pre>
62
63
                      dout[0] <= rx;
 65
                   end
                   else
 66
                      count <= count + 1;</pre>
                 end
 68
                RX_DATA_BIT1: begin
 69
                   if(count == (NUM_CLKS_PER_BIT-1)) begin
state <= RX_DATA_BIT2;
count <= 0;</pre>
 70
71
72
73
74
75
76
77
78
79
                      dout[1] <= rx;
                   end
                  else
                     count <= count + 1;
                 end
                end

RX_DATA_BIT2: begin

if(count == (NUM_CLKS_PER_BIT-1)) begin

state <= RX_DATA_BIT3;

count <= 0;
 81
                      dout[2] <= rx;
 82
 83
                   else
 85
                      count <= count + 1;
 86
                 RX_DATA_BIT3: begin
                   if(count == (NUM_CLKS_PER_BIT-1)) begin
state <= RX_DATA_BIT4;
count <= 0;</pre>
88
89
                      dout[3] <= rx;
 91
 92
                   end
 93
                count <= count + 1;
                   else
 94
 95
 96
                 RX_DATA_BIT4: begin
                   if(count == (NUM_CLKS_PER_BIT-1)) begin

state <= RX_DATA_BIT5;

count <= 0;
 97
 98
 99
                      dout[4] <= rx;
101
                   end
                   else
102
                      count <= count + 1;</pre>
                 end
                 RX_DATA_BIT5: begin
105
                   if(count == (NUM_CLKS_PER_BIT-1)) begin
state <= RX_DATA_BIT6;
count <= 0;</pre>
106
108
                      dout[5] <= rx;
109
                    end
111
                   else
                      count <= count + 1;
113
                 end
                end
end
fraction
fraction
if(count == (NUM_CLKS_PER_BIT-1)) begin
state <= RX_DATA_BIT7;
count <= 0;</pre>
114
116
                      dout[6] <= rx;
118
119
                   else
                      count <= count + 1;
121
                 RX_DATA_BIT7: begin
                   if(count == (NUM_CLKS_PER_BIT-1)) begin

state <= RX_STOP_BIT;


count <= 0;


dout[7] <= rx;

done <= 0;
124
125
128
129
```


Part A: Synthesis Resource Usage + RTL Netlist Schematic


Compilation Report - uart_rx Analysis & Synthesis Resource Usage Summary <<Filter>> Resource Usage Y Estimated ALUTs Used 30 -- Combinational ALUTs 30 -- Memory ALUTs 0 3 -- LUT_REGs 0 2 Dedicated logic registers 24 4 ▼ Estimated ALUTs Unavailable 14 -- Due to unpartnered combinational logic 14 2 -- Due to Memory ALUTs 0 5 6 Total combinational functions 30 -- 7 input functions 1 2 -- 6 input functions 13 3 -- 5 input functions 4 -- 4 input functions 9 -- <=3 input functions 3 5 8 9 Combinational ALUTs by mode -- normal mode 29 2 -- extended LUT mode 1 -- arithmetic mode 0 3 4 -- shared arithmetic mode 0 10 11 Estimated ALUT/register pairs used 44 12 13 Y Total registers 24 -- Dedicated logic registers 24 -- I/O registers 2 0 -- LUT_REGs 0 3 14 15 16 I/O pins 12 17 DSP block 18-bit elements 18 0 19 20 Maximum fan-out node clk~input 21 Maximum fan-out 24 Total fan-out 229 22 Average fan-out 2.94





Part A: Simulation + Explanation






We can see Moore FSM behavior when looking at the state machine diagram, and we can verify the UART receiver is working by the sampling of every 16 clocks for every rx bit, and the first half (7 bits) for the start bit behavior. Along with the output of our testbench, we can say this design meets the requirements when given the RTL diagram. We can see output relies on the states, like the state value in the waveform and not the input variable. There is some uncombined logic but that is to be expected when given the design constraints.

```
design.sv
          uart_rx.sv
                      uart top.sv
                                   uart_tx.sv
  1 // UART TX RTL Code
  2 module uart_top #(parameter NUM_CLKS_PER_BIT=16)
                        tx_clk, tx_rstn, rx_clk, rx_rstn,
  3 (input
  4 input [7:0]
                        tx_din,
    input
  5
                        tx_start,
    output logic
                        tx_done, rx_done,
  6
    output logic[7:0] rx_dout);
  7
 8
 9
 10 // wire to connect output of uart_tx "tx" signal to
 11 // uart_rx "rx" signal
 12 wire serial_data_bit;
 13
 14 // Instantiate uart transmitter module
 15 // student to add code
      uart_tx #(NUM_CLKS_PER_BIT) u_trans (
 16
        .clk(tx_clk),
 17
        .rstn(tx_rstn),
 18
        .din(tx_din),
 19
        .start(tx_start),
 20
        .done(tx_done),
 21
        .tx(serial_data_bit)
 22
      );
 23
 24
 25
 26 // Instantiate uart receiver module
 27 // student to add code
      uart_rx #(NUM_CLKS_PER_BIT) u_rec (
 28
        .clk(rx_clk),
 29
        .rstn(rx_rstn),
 30
        .rx(serial_data_bit),
 31
        .done(rx_done),
 32
        .dout(rx_dout)
 33
 34
      );
 35
 36 endmodule: uart_top
```


Part B: Synthesis Resource Usage + RTL Netlist Schematic

Compilation Report - uart_top

< <filter>></filter>		
	Resource	Usage
1 Y Estimated AL	JTs Used	50
1 Combin	national ALUTs	50
2 Memor	/ ALUTs	0
3 LUT_RE	Gs	0
2 Dedicated log	ic registers	38
3		
4 Y Estimated AL	JTs Unavailable	22
1 Due to	unpartnered combinational logic	22
2 Due to I	Memory ALUTs	0
5		
5 Total combina	ational functions	50
7	l ALUT usage by number of inputs	
1 7 input	functions	3
2 6 input	functions	19
3 5 input	functions	10
4 4 input	functions	13
5 <=3 inp	ut functions	5
1		
Combination	al ALUTs by mode	
normal	mode	47
2 extende	d LUT mode	3
3 arithme	tic mode	0
4 shared	arithmetic mode	0
10		
11 Estimated AL	JT/register pairs used	72
2		
13 V Total registers		38
1 Dedicat	ed logic registers	38
2 I/O regi	sters	0
3 LUT_RE	Gs	0
14		
15		
16 I/O pins		23
17		
18 DSP block 18-	bit elements	0
19		
20 Maximum fan	-out node	rx_clk~inpu
21 Maximum fan	-out	24
22 Total fan-out		374
23 Average fan-o	ut	2.79



Part B: Simulation + Explanation



We know the value is transferred properly between the two UARTs, the transmitter and the receiver based on the value of byte_data and dout above. Given the other waves match up and the output from the testbench below matches up, we can also use our RTL netlist to verify the behavior we designed is indeed being displayed with the input RX and output TX.

```
# Loading sv_std.std
# Loading work.uart_top_testbench(fast)
# run -all
# Test Passed - Correct Byte Received time=
                                                     3070 expected=a5 actual=a5
# Test Passed - Correct Byte Received time=
                                                     6430 expected=a8 actual=a8
# Test Passed - Correct Byte Received time=
                                                     9710 expected=ab actual=ab
# Test Passed - Correct Byte Received time=
                                                     12990 expected=ae actual=ae
# ** Note: $stop : uart_top_testbench.sv(98)
    Time: 13650 ns Iteration: 0 Instance: /uart_top_testbench
# Break in Module uart_top_testbench at uart_top_testbench.sv line 98
# exit
# End time: 02:35:07 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# *** Summary *****************
     qrun: Errors: 0, Warnings: 0
#
     vlog: Errors: 0, Warnings:
    vopt: Errors: 0, Warnings: 0
#
    vsim: Errors: 0, Warnings: 0
# Totals: Errors: 0, Warnings: 0
Finding VCD file...
./dump.vcd
[2024-03-11 06:35:08 UTC] Opening EPWave...
Done
```