

Dennis Lang

ECE 111 Winter 2024

Professor John Eldon

10 March 2024

Lab 8

Part A: UART Receiver

```
design.sv  uart_rx.sv  uart_top.sv  uart_tx.sv  +
1 // UART RX RTL Code
2 module uart_rx #(parameter NUM_CLKS_PER_BIT=16)
3 (input      clk, rstn, rx,    // input serial incoming data
4  output logic done,          // indicates 8-bit serial data is converted into 8-bit parallel data and available on dout port
5  output logic [7:0] dout    // 8-bit parallel data output
6 );
7
8 // count variable
9 logic [$clog2(NUM_CLKS_PER_BIT)-1:0] count;
10
11 // state encoding and state variable
12 enum logic [3:0] {
13     RX_IDLE      = 4'b0000,
14     RX_START_BIT = 4'b0001,
15     RX_DATA_BIT0 = 4'b0010,
16     RX_DATA_BIT1 = 4'b0011,
17     RX_DATA_BIT2 = 4'b0100,
18     RX_DATA_BIT3 = 4'b0101,
19     RX_DATA_BIT4 = 4'b0110,
20     RX_DATA_BIT5 = 4'b0111,
21     RX_DATA_BIT6 = 4'b1000,
22     RX_DATA_BIT7 = 4'b1001,
23     RX_STOP_BIT  = 4'b1010} state;
24
25 // FSM with single always block for next state,
26 // present state flipflop and output logic
27 always_ff @(posedge clk) begin
28     if(!rstn) begin
29         done <= 0;
30         count <= 0;
31         dout <= 0;
32         state <= RX_IDLE;
33     end
34     else begin
35         case(state)
36             RX_IDLE: begin
37                 done <= 0;
38                 count <= 0;
39                 dout <= 0;
40                 // Wait for rx = 0 indicating start bit
41                 if(rx == 0) state <= RX_START_BIT;
42                 else state <= RX_IDLE;
43             end
44             RX_START_BIT: begin
45                 // sample start bit value at mid-point, for start bit counter
46                 // value = 7 is midpoint
47                 // wait for rx to transition from 1 to 0
48                 if(rx == 0 && count == ((NUM_CLKS_PER_BIT-1)/2)) begin
49                     done <= 0;
50                     state <= RX_DATA_BIT0;
51                     count <= 0;
52                     dout <= 0;
53                 end
54                 else count <= count + 1;
55             end
56         endcase
57     end
58 end
```

```

56 RX_DATA_BIT0: begin
57     // sample start bit value at mid-point
58     // for each databit to get midpoint count value is 16
59     // counting starts from midpoint of previous bit and ends at midpoint
60     // of current data bit
61     if(count == (NUM_CLKS_PER_BIT-1)) begin
62         state <= RX_DATA_BIT1;
63         count <= 0;
64         dout[0] <= rx;
65     end
66     else
67         count <= count + 1;
68 end
69 RX_DATA_BIT1: begin
70     if(count == (NUM_CLKS_PER_BIT-1)) begin
71         state <= RX_DATA_BIT2;
72         count <= 0;
73         dout[1] <= rx;
74     end
75     else
76         count <= count + 1;
77 end
78 RX_DATA_BIT2: begin
79     if(count == (NUM_CLKS_PER_BIT-1)) begin
80         state <= RX_DATA_BIT3;
81         count <= 0;
82         dout[2] <= rx;
83     end
84     else
85         count <= count + 1;
86 end
87 RX_DATA_BIT3: begin
88     if(count == (NUM_CLKS_PER_BIT-1)) begin
89         state <= RX_DATA_BIT4;
90         count <= 0;
91         dout[3] <= rx;
92     end
93     else
94         count <= count + 1;
95 end
96 RX_DATA_BIT4: begin
97     if(count == (NUM_CLKS_PER_BIT-1)) begin
98         state <= RX_DATA_BIT5;
99         count <= 0;
100         dout[4] <= rx;
101     end
102     else
103         count <= count + 1;
104 end
105 RX_DATA_BIT5: begin
106     if(count == (NUM_CLKS_PER_BIT-1)) begin
107         state <= RX_DATA_BIT6;
108         count <= 0;
109         dout[5] <= rx;
110     end
111     else
112         count <= count + 1;
113 end
114 RX_DATA_BIT6: begin
115     if(count == (NUM_CLKS_PER_BIT-1)) begin
116         state <= RX_DATA_BIT7;
117         count <= 0;
118         dout[6] <= rx;
119     end
120     else
121         count <= count + 1;
122 end
123 RX_DATA_BIT7: begin
124     if(count == (NUM_CLKS_PER_BIT-1)) begin
125         state <= RX_STOP_BIT;
126         count <= 0;
127         dout[7] <= rx;
128         done <= 0;
129     end

```


Part A: Synthesis Resource Usage + RTL Netlist Schematic

Compilation Report - uart_rx


Analysis & Synthesis Resource Usage Summary

<<Filter>>



	Resource	Usage
1	▼ Estimated ALUTs Used	30
1	-- Combinational ALUTs	30
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	24
3		
4	▼ Estimated ALUTs Unavailable	14
1	-- Due to unpartnered combinational logic	14
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	30
7	▼ Combinational ALUT usage by number of inputs	
1	-- 7 input functions	1
2	-- 6 input functions	13
3	-- 5 input functions	4
4	-- 4 input functions	9
5	-- <=3 input functions	3
8		
9	▼ Combinational ALUTs by mode	
1	-- normal mode	29
2	-- extended LUT mode	1
3	-- arithmetic mode	0
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	44
12		
13	▼ Total registers	24
1	-- Dedicated logic registers	24
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	12
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	clk~input
21	Maximum fan-out	24
22	Total fan-out	229
23	Average fan-out	2.94



Part A: State Machine Diagram



Part A: Simulation + Explanation



We can see Moore FSM behavior when looking at the state machine diagram, and we can verify the UART receiver is working by the sampling of every 16 clocks for every rx bit, and the first half (7 bits) for the start bit behavior. Along with the output of our testbench, we can say this design meets the requirements when given the RTL diagram. We can see output relies on the states, like the state value in the waveform and not the input variable. There is some uncombined logic but that is to be expected when given the design constraints.

Part B: UART Receiver

```
design.sv  uart_rx.sv  uart_top.sv  uart_tx.sv  +
1  // UART TX RTL Code
2  module uart_top #(parameter NUM_CLKS_PER_BIT=16)
3  (input          tx_clk, tx_rstn, rx_clk, rx_rstn,
4   input [7:0]    tx_din,
5   input          tx_start,
6   output logic   tx_done, rx_done,
7   output logic[7:0] rx_dout);
8
9
10 // wire to connect output of uart_tx "tx" signal to
11 // uart_rx "rx" signal
12 wire serial_data_bit;
13
14 // Instantiate uart transmitter module
15 // student to add code
16   uart_tx #(NUM_CLKS_PER_BIT) u_trans (
17     .clk(tx_clk),
18     .rstn(tx_rstn),
19     .din(tx_din),
20     .start(tx_start),
21     .done(tx_done),
22     .tx(serial_data_bit)
23   );
24
25
26 // Instantiate uart receiver module
27 // student to add code
28   uart_rx #(NUM_CLKS_PER_BIT) u_rec (
29     .clk(rx_clk),
30     .rstn(rx_rstn),
31     .rx(serial_data_bit),
32     .done(rx_done),
33     .dout(rx_dout)
34   );
35
36 endmodule: uart_top
37
```


Part B: Synthesis Resource Usage + RTL Netlist Schematic

Compilation Report - uart_top


Analysis & Synthesis Resource Usage Summary

<<Filter>>

	Resource	Usage
1	▼ Estimated ALUTs Used	50
1	-- Combinational ALUTs	50
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	38
3		
4	▼ Estimated ALUTs Unavailable	22
1	-- Due to unpartnered combinational logic	22
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	50
7	▼ Combinational ALUT usage by number of inputs	
1	-- 7 input functions	3
2	-- 6 input functions	19
3	-- 5 input functions	10
4	-- 4 input functions	13
5	-- <=3 input functions	5
8		
9	▼ Combinational ALUTs by mode	
1	-- normal mode	47
2	-- extended LUT mode	3
3	-- arithmetic mode	0
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	72
12		
13	▼ Total registers	38
1	-- Dedicated logic registers	38
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	23
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	rx_clk~input
21	Maximum fan-out	24
22	Total fan-out	374
23	Average fan-out	2.79



Part B: Simulation + Explanation



We know the value is transferred properly between the two UARTs, the transmitter and the receiver based on the value of `byte_data` and `dout` above. Given the other waves match up and the output from the testbench below matches up, we can also use our RTL netlist to verify the behavior we designed is indeed being displayed with the input RX and output TX.

```
# Loading sv_std.std
# Loading work.uart_top_testbench(fast)
#
# run -all
# Test Passed - Correct Byte Received time=          3070 expected=a5 actual=a5
# Test Passed - Correct Byte Received time=          6430 expected=a8 actual=a8
# Test Passed - Correct Byte Received time=          9710 expected=ab actual=ab
# Test Passed - Correct Byte Received time=         12990 expected=ae actual=ae
# ** Note: $stop      : uart_top_testbench.sv(98)
#   Time: 13650 ns Iteration: 0 Instance: /uart_top_testbench
# Break in Module uart_top_testbench at uart_top_testbench.sv line 98
# exit
# End time: 02:35:07 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# *** Summary *****
#   qrun: Errors: 0, Warnings: 0
#   vlog: Errors: 0, Warnings: 0
#   vopt: Errors: 0, Warnings: 0
#   vsim: Errors: 0, Warnings: 0
# Totals: Errors: 0, Warnings: 0
Finding VCD file...
./dump.vcd
[2024-03-11 06:35:08 UTC] Opening EPWave...
Done
```
