Implementation of a Real-Time Spectrum Analyzer Synthesized on FPGA

David Lavoie-Boutin, 260583602

December 19, 2016

Table of Contents

- Motivation
- Matlab
- 3 Display on the FPGA
- FFT on FPGA

FFT is useful

"The most important numerical algorithm of our lifetime"

— Gilbert Strang

Steps

- Matlab Implementation
- Code Generation
- Display Module
- Full Integration

Cooley-Tukey Algorithm

Listing 1: Recursive FFT implementation

Listing 2: Iterative FFT implementation

- 1 function $d = fft_it(x)$
- 2 % Cooley-Tukey flavor of the FFT algorithm
- 3 % Based on the implementation presented in Fast Fourier Transform
- 4 % by Stefan Worner of Swiss Federal Institute of Technology Zuric

Simulink schematic





Figure: Simulink schematic of a HDL optimized FFT

Display module using switches



Package Definitions

```
package graph_data_parameters is
constant SAMPLES_DATA_LENGTH: integer := 16; — bits
    wide

constant NUMBER_OF_SAMPLES : integer := 16; — number of
    samples to analyse

type data_array is array(0 to NUMBER_OF_SAMPLES -1) of
    std_logic_vector (SAMPLES_DATA_LENGTH -1 downto 0);
end package graph_data_parameters;
```

Modular Bar Chart

```
col_width := 639 / NUMBER_OF_SAMPLES;
col_index := to_integer(unsigned(x)) / col_width;
```

Array Input

Switch to Test

```
1 entity switch_to_array is
2  port (
3    switch : in std_logic_vector(17 downto 0);
4    data : out data_array
5  );
6 end entity ; — switch_to_array
```

/switch_to_array/switch 010	0010001000 0100	01000100010	01	
	0000000001 {0000	000000001000	0000000	000010000
<u>+</u> -4 (0)	0000000010000 0000	00000001000)	
— (1) 000	0000000010000 0000	00000001000)	
<u> </u>	0000000010000 0000	00000001000)	
<u>i</u> - 4 (3) 000	0000000010000 0000	00000001000)	

Figure: Modelsim simulation of the switch to array module

Audio processing pipeline




Figure: FFT integration in the audio processing unit

FFT Controller

```
re \le samples(31 downto 16);
1
       im \ll (others \Rightarrow '0');
2
       ---start <= clock:
       counter: process(clock)
            variable count : integer := 0;
       begin
            if rising_edge(clock) then
                count := count + 1;
                 if count = NUMBER_OF_SAMPLES then
10
                     count := 0:
11
                     start <= '1';
12
                 else
13
                     start \le '0':
14
                end if:
15
            end if:
16
```

Magnitude of complex number

Listing 3: Square-Root function

```
package sqrt_p is
function sqrt ( d : UNSIGNED ) return UNSIGNED;
end package ; — sqrt_p

Listing 4: Magnitude module

square <= ((unsigned(re)*unsigned(re))+(unsigned(im)*unsigned(im)));
mag <= std_logic_vector(sqrt(square));
end architecture ; — arch</pre>
```

Non-Restoring Square Root Algorithm

Data buffer

Listing 5: Buffer module for the FFT output

Data buffer





Figure: Simulation results for the buffer module

Audio processing pipeline



Full Design

