# Final Exam (Mathematics for Computer Science)


#### **Yoonjin Kim**

**Full Professor** 

Division of Computer Science Sookmyung Women's University


#### - Digital circuit based on boolean algebra

• Reminder - You learned the below decoder.



#### - Digital circuit based on boolean algebra

Step#1: Propose a way to represent hexadecimal number on ?-segment display.



#### - Digital circuit based on boolean algebra


• Step#2: Fill the below blank (?) with your definition based on your proposal.

									display
Hexadecimal	Input (4-bit)					Output (Your definition)			] ' "
Number	w	х	у	z	а	b	• • •	?	ļ.
0	0	0	0	0	?	?	• • •	?	
1	0	0	0	1	?	?	•••	3	
2	0	0	1	0	?	?	•••	3	
3	0	0	1	1	?	?		3	
4	0	1	0	0	?	?	,	?	
5	0	1	0	1	?	,		?	
6	0	1	1	0	?	?	•••	?	
7	0	1	1	1	?	?	•••	?	
8	1	0	0	0	?	?	•••	3	
9	1	0	0	1	?	?	•••	?	
Α	1	0	1	0	?	?	•••	3	
В	1	0	1	1	?	?	•••	?	
С	1	1	0	0	?	?		?	]
D	1	1	0	1	?	?	• • •	?	
E	1	1	1	0	?	?	•••	?	
F	1	1	1	1	?	?	•••	3	

#### - Digital circuit based on boolean algebra

- Step#3: Design BCHD (Binary Coded HexaDecimal) to ? segment display decoder.
  - Based on combinational logic design process

Hexadecimal	I	nput	(4-bit	:)	Output (Your definition)			
Number	w	х	У	Z	а	b		?
0	0	0	0	0	?	?		?
1	0	0	0	1	?	?		?
2	0	0	1	0	?	?		?
3	0	0	1	1	?	?		?
4	0	1	0	0	?	?		?
5	0	1	0	1	?	?		?
6	0	1	1	0	?	?		?
7	0	1	1	1	?	?		?
8	1	0	0	0	?	?		?
9	1	0	0	1	?	?		?
Α	1	0	1	0	?	?		?
В	1	0	1	1	?	?		?
С	1	1	0	0	?	?		?
D	1	1	0	1	?	?		?
E	1	1	1	0	?	?	•••	?
F	1	1	1	1	?	?		?



output styn [3] to the

## Hardware Design

### - Digital circuit based on boolean algebra

- Step#3: Design BCHD (Binary Coded HexaDecimal) to ? segment display decoder.
  - For example

	Output 'a'										
	Combinational logic design process										
		Step	#1				Step#2 Step#3				
	Hexadecimal Number	W	nput x	(4-bit	t)	а					
	0	0	0	0	0	?					
	1	0	0	0	1	?					
	2	0	0	1	0	?	• Four Variables K-Maps				
	3	0	0	1	1	?	- The initial canonical form A'B'C'D'+ A'B'C'D+ A'B'CD' +				
	4	0	1	0	0	?	A'BC'D'+A'BC'D+ AB'C'D'+AB'CD'.				
	5	0	1	0	1	?	- It is minimized to B'D' + A'C' .				
	6	0	1	1	0	?	AB CD 00 01 11 10 e				
	7	0	1	1	1	?	00 1 1 1 def				
	8	1	0	0	0	?	01 1 1 f				
	9	1	0	0	1	?	11 efg				
	Α	1	0	1	0	?	10 1 9				
	В	1	0	1	1	?	/ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \				
	С	1	1	0	0	?					
	D	1	1	0	1	?					
	Е	1	1	1	0	?					
	F	1	1	1	1	?					

#### - Digital circuit based on boolean algebra

Step#4: Explain meaning of the designed BCHD (Binary Coded HexaDecimal) to ?
 segment display decoder.

