## WISC-S14 ISA

Instruction	Encoding	Sample Instruction	Sample Encoding	Sample Explanation	Other Comments
- 1-1		- 11 D0 D0 D4	0000 0011 0010 0011	D0 + D0 + D4	
add	aaaa dddd ssss tttt	add R3, R2, R1	$0 \times 0321 == 0000 \ 0011 \ 0010 \ 0001$	R3 <= R2 + R1	Saturating arithmetic.
addz		addz R6, R5, R4	$0 \times 1654 == 0001 \ 0110 \ 0101 \ 0100$	R6 <= R5 + R4 only if Z=1	
sub		sub R9, R8, R7	$0 \times 2987 == 0010 \ 1001 \ 1000 \ 0111$	R9 <= R8 – R7	Updates the Z, V and N flag registers.
and		and R12, R11, R10	0×3CBA == 0011 1100 1011 1010	R12 <= R11 & R10	Updates the Z flag register.
nor		nor R15, R14, R13	0x4FED == 0100 1111 1110 1101	R15 <= ~(R14   R13)	- passes are - reg regress
sll		sll R1, R0, 14	0×510E == 0101 0001 0000 1110	R1 <= R0 << 14	Unsigned 4-bit immediate in range [0, 15]
srl	aaaa dddd ssss iiii	srl R3, R2, 1	$0 \times 6321 == 0110 \ 0011 \ 0010 \ 0001$	R3 <= R2 >> 1	
sra		sra R5, R4, 3	0x7543 == 0111 0101 0100 0011	R5 <= R4 >>> 3	Updates the Z flag register.
lw		lw R7, R6, 5	0×8765 == 1000 0111 0110 0101	R7 <= mem[R6 + 5]	
sw	aaaa tttt ssss oooo	sw R15, R14, -3	0x9FED == 1001 1111 1110 1101	mem[R14 – 3] <= R15	Signed 4-bit offset in two's complement
		OW 1110, 1111, 0	0.001 1111 1110 1101	mompress of a rese	
lhb	aaaa dddd iiii iiii	lhb R13, 12	0xAD0C == 1010 1101 0000 1100	R13 <= {12, R13[7:0]}	Signed 8-bit immediate in two's complement
llb		llb R12, 11	0×BC0B == 1011 1100 0000 1011	R12 <= sign-extend{11}	
b					
neq		b neq, label	0xC??? == 1100 000? ???? ????	Branch if Z=0	Cinn and O bit affect in totals assemblement (2, 2222, 2222)
eq		b eq, label	0xC??? == 1100 001? ???? ????	Branch if Z=1	Signed 9-bit offset in two's complement (?????????)
gt		b gt, label	0xC??? == 1100 010? ???? ????	Branch if {Z,N}==2'b00	Branch target address =
lt lt	aaaa ccco oooo oooo	b It, label	0xC??? == 1100 011? ???? ????	Branch if N=1	(Address of branch instruction + 1) + offset
gte	4444 0000 0000 0000	b gte, label	0xC??? == 1100 011: :::: :::: 0xC??? == 1100 100? ???? ????	Branch if N=0	Memory is word-addressed, PC holds word address,
Ite		b Ite, label	0xC??? == 1100 101? ???? ????	Branch if N=1 or Z=1	
ovfl		b ovfl, label	0xC??? == 1100 110? ???? ????	Branch if V=1	each instruction is 1 word, offset is specified as the
uncond		b uncond, label	0xC??? == 1100 111? ???? ????	Branch unconditionally	number of instructions with respect to the instruction
anoona		b dilocità, laber	OXCIII —— IIOO IIII IIII IIII	Branon anoonationally	following the branch instruction.
				D.15	
jal	aaaa oooo oooo oooo	jal label		R15 <= (Address of jal instruction + 1)	Signed 12-bit offset in two's complement (???? ????)
			0xD??? == 1101 ???? ???? ????		
				Jump to target address	Jump target address = (Address of jal instruction + 1) + offset
					(Address of Jan Instruction + 1) + onset
ir	aaaa 0000 tttt 0000	jr R15	0xE0F0 == 1110 0000 1111 0000	Jump to target address given	
,		JI TO	0X2010 == 1110 0000 1111 0000	by contents of R15	Can be used to return from function calls (jal)
hit	2222 0000 0000 0000	hit	05000 1111 0000 0000 0000	Light the processor	
hlt	aaaa 0000 0000 0000	TIIL	0×F000 == 1111 0000 0000 0000	Halt the processor	Completes execution of all instructions ahead of the halt instruction, freezes the PC at the address of the instruction following the halt instruction and does not execute any instruction(s) following the halt instruction.
			Text		
					State any mondation of following the man mondation.
Other Notes					
	ers are Z-zero, V-overflov	v N pegativo/sign			
			in a underflow		
3 Register Dr	w flag denotes positive of its hard-wired to 0x0000	) cannot be written to	live undernow.		
4 jal inetruction	on always stores the retu	r, cannot be writtern to. Irn address in register D	15. Do not write R15 inside function calls if	you wish to return	
5 All hranche	s should be statically pre	adicted not-taken and hra	anches should be resolved in the execute s	tane	
o. All blancies	o onodia be statically pre	Saloted Hot-takell and big	anonco onodia de regolvea in the execute s	iago.	