


Damien Lim Yu Hao
A0223892Y



assignment_2 - [C:/Users/dilmy/Documents/assignment_2/assignment_2.xpr] - Vivado 2018.2

File Edit Flow Tools Reports Window Layout View Run Help

write_bitstream Complete

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager
 - Open Target
 - Program Device
 - Add Configuration Memory Device

Scope Sources

Name	Design U...	Block Type
simul_conjunction	simul_co...	Verilog M...
out	sevenbit...	Verilog M...
gbit	gbit	Verilog M...

simul_conjunction.v | sevenbitsubtractor_assignment_2.v | Untitled 0

Name	Value	999,995 ps	999,996 ps	999,997 ps	999,998 ps	999,999 ps	1,000,000 ps	1,000,001 ps	1,000,002 ps	1,000,003 ps
A[6:0]	0101111			0101111						
B[6:0]	0111110			0111110						
C[6:0]	1110000			1110000						
V	0									

Tcl Console

```

# run 1000ns
INFO: [DSE-XSim-94] XSim completed. Design snapshot 'simul_conjunction_behav' loaded.
INFO: [DSE-XSim-97] XSim simulation ran for 1000ns
  
```

Type a Tcl command here

assignment_2 - [C:/Users/dilmy/Documents/assignment_2/assignment_2.xpr] - Vivado 2018.2

File Edit Flow Tools Reports Window Layout View Run Help

write_bitstream Complete

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager
 - Open Target
 - Program Device
 - Add Configuration Memory Device

Scope Sources

Name	Design U...	Block Type
simul_conjunction	simul_co...	Verilog M...
out	sevenbit...	Verilog M...
gbit	gbit	Verilog M...

simul_conjunction.v | sevenbitsubtractor_assignment_2.v | Untitled 5

Name	Value	999,995 ps	999,996 ps	999,997 ps	999,998 ps	999,999 ps	1,000,000 ps	1,000,001 ps	1,000,002 ps	1,000,003 ps
A[6:0]	0110010			0110010						
B[6:0]	0000011			0000011						
C[6:0]	0101111			0101111						
V	0									

Tcl Console

```

# run 1000ns
INFO: [DSE-XSim-94] XSim completed. Design snapshot 'simul_conjunction_behav' loaded.
INFO: [DSE-XSim-97] XSim simulation ran for 1000ns
  
```

Type a Tcl command here

Sim Time: 1 us

5:48 AM 15/2/2021

