



We do not need to wait for entire *INPUT->HIDDEN* layer to complete, before we can start on *HIDDEN->OUTPUT*

Once we have computed the  $[1 \times 2]$  matrix corresponding to the **hidden nodes** for an  $i^{\text{th}}$  datapoint, we can concurrently do ...

- Computation of  $[1 \times 1]$  matrix corresponding to **output node** for the  $i^{\text{th}}$  datapoint
- Computation of  $[1 \times 2]$  matrix corresponding to **hidden nodes** for  $i^{\text{th}+1}$  datapoint



The diagram illustrates the AXI DMA peripheral configuration. It shows two main blocks: **projip\_0** (labeled **projip\_v1.0 (Pre-Production)**) and **axi\_dma\_0** (labeled **AXI Direct Memory Access**). The **projip\_0** block has inputs **S\_AXIS**, **ACLK**, and **ARESETN**, and an output **M\_AXIS**. The **axi\_dma\_0** block has inputs **S\_AXI\_LITE**, **S\_AXIS\_S2MM**, **s\_axi\_lite\_ack**, **m\_axi\_mm2s\_ack**, **m\_axi\_s2mm\_ack**, and **axi\_resetn**. It also has outputs **M\_AXI\_MM2S**, **M\_AXI\_S2MM**, **M\_AXIS\_MM2S**, **mm2s\_prrmy\_reset\_out\_n**, **s2mm\_prrmy\_reset\_out\_n**, **mm2s\_jntrout**, and **s2mm\_jntrout**. The **ps8\_0\_axi\_periph** block is shown at the bottom, connected to the **axi\_dma\_0** block. The diagram shows the interconnection of these components, with the **axi\_dma\_0** block being the central component for AXI DMA operations.



```

Zynq MP First Stage Boot Loader
Release 2023.2 Mar 20 2024 - 19:33:41
PMU-FW is not running, certain applications may not be supported.
HARD_HDL chosen. AXI-DMA(Polling).
Ready to accept files from Realterm
Files received from Realterm
Kickoff SOFT and HARD calculations
SW mult is 3011
HW mult is 1370 Comparing data ...
15 78 78 62 49 55 77 84 72 56 47 45 88 78 78 55 90 50 75 46 55 58 78 36 72 68 82
71 46 35 45 49 49 39 68 73 47 82 40 84 39 104 43 41 57 84 96 67 79 47 34 70 69
44 78 39 33 87 45 50 81 45 62 52 Verification success

```

Resource	Estimation	Available	Utilization...
LUT	570	117120	0.49
LUTRAM	34	57600	0.06
FF	336	234240	0.14
BRAM	1	144	0.69
IO	47	189	24.87
BUFG	1	352	0.28

```

Zynq MP First Stage Boot Loader
Release 2023.2 Mar 20 2024 - 19:33:41
PMU-FW is not running, certain applications may not be supported.
HARD_HLS chosen. AXI-Stream(Interrupt).
Ready to accept files from Realterm
Files received from Realterm
Kickoff SOFT and HARD calculations
SW mult is 3032
HW mult is 22929 Comparing data ...
15 78 78 62 49 55 77 84 72 56 47 45 88 78 78 55 90 50 75 46 55 58 78 36 72 68 82
71 46 35 45 49 49 39 68 73 47 82 40 84 39 104 43 41 57 84 96 67 79 47 34 70 69
44 78 39 33 87 45 50 81 45 62 52 Verification success

```

BRAM	DSP	FF	LUT	URAM
1	192	14680	25053	0