
INTRODUCTION


Designing a (PMOS) two stage Op-Amp, according to specifications.


- 1. Supply Voltage: 1.8V (Single supply)
- 2. Open-loop DC Gain: > 72dB
- 3. Gain Peaking < 1.5dB (ratio of maximum gain to DC gain)
- 4. Unity Gain Bandwidth > 18Mhz
- 5. Phase Margin > 60 degrees
- 6. CMRR: > 70dB
- 7. Output voltage swing >1V (peak to peak)
- 8. Offset voltage: < 1mV
- 9. Supply Current: < 600uA
- 10. Output Load Capacitance = 0.3pF
- 11. Maximum channel width: 1000um



Sample Schematic of the FIRST stage


HAND CALCULATION






CADENCE SIMULATION

1. Ensure transistors in saturation (DC Analysis)




- Supply Current = 415.04uA < 600uA (meets specifications)

2. Determining Output Voltage Swing (Transient Analysis)




- Introduce sinusoidal inputs of same magnitude (1mV) and opposite phase at Vin1 and Vin2 ports
 - Output Voltage Swing (peak to peak) ≈ 1.656V 0.042V = 1.614V > 1V (meets specifications)

3. Determining Offset Voltage (DC Sweep Analysis)




- Provide Vcommon-mode at input port Vin1, and proceed to DC sweep at input port Vin2
 - When Vin1 Vin2 = -1nV, equals to DC output voltage (915.971mV, as seen in part 1)
 - Hence, Offset Voltage = -1nV < 1mV (meets specifications)

4. Determining Common Mode Gain (Transient Analysis)




- Introduce sinusoidal inputs of same magnitude (1mV) and same phase (0 degrees) at Vin1 and Vin2 ports
 - Determining Common Mode Gain
 - Vout (peak to peak) ≈ 916.66mV 914.96mV = 1.7mV
 - Vin (peak to peak) = 1mV
 - Common Mode Gain = Vout / Vin = 1.7V/V

5. Frequency Characteristics (AC Analysis)



- Differential Gain = Open Loop DC Gain = 84.8443dB (read from plot) > 72dB (meets specifications)
- Gain Peaking = maximum gain / DC Gain ≈ 84.8443dB / 84.8443dB = 1dB < 1.5dB (meets specifications)
- Unity Gain Bandwidth = 18.5414MHz (read from plot) > 18Mhz (meets specifications)
- Phase Margin ≈ 90 (read from plot) > 60 degrees (meets specifications)
- CMRR = 20 * log(Open Loop Gain / Common Mode Gain)
 - = Open Loop Gain in dB 20*log(Common Mode Gain)
 - = 84.8443dB 20*log(1.7)
 - = 80.2dB > 70dB (meets specifications)

<u>APPENDIX (SCHEMATIC)</u>



- Transistors do not exceed maximum width of 1000um (specification met)
- Output Load Capacitance = 0.3pF (specification met)
- Supply Voltage = 1.8V (specification met)