


INTRODUCTION


Designing a (PMOS) two stage Op-Amp, according to specifications.

1. Supply Voltage: 1.8V (Single supply)
2. Open-loop DC Gain: $> 72\text{dB}$
3. Gain Peaking $< 1.5\text{dB}$ (ratio of maximum gain to DC gain)
4. Unity Gain Bandwidth $> 18\text{MHz}$
5. Phase Margin > 60 degrees
6. CMRR: $> 70\text{dB}$
7. Output voltage swing $> 1\text{V}$ (peak to peak)
8. Offset voltage: $< 1\text{mV}$
9. Supply Current: $< 600\mu\text{A}$
10. Output Load Capacitance = 0.3pF
11. Maximum channel width: $1000\mu\text{m}$



Sample Schematic of the FIRST stage

HAND CALCULATION



DC Requirements

- $V_{DD} = 1.8V$
- $I_{SUPPLY} < 600 \mu A$

$$V_{DS7} = V_{DS} - V_{THN}$$


$$\rightarrow \text{choose } V_{DS7} = 100mV, V_{GS7} = 420mV$$

$$V_{DS} = V_{DS7} + |V_{THP}|$$

$$\rightarrow \text{choose } V_{DS8} = 100mV, V_{GS7} = 550mV$$

Transient

- $V_{OUT1} \text{ swing} > 1V \text{ peak to peak} \Rightarrow$



- $V_{OFFSET} < 1mV$

- Differential Gain $62m > 72dB = 10000V/V \Rightarrow \frac{V_{OUT, PEAK TO PEAK}}{V_{IN1} - V_{IN2}} = 10000, V_{IN1} - V_{IN2} = 1.2 \times 10^{-4}V$

- CMRR $> 70dB \Rightarrow 20 \log_{10} \left(\frac{A_{DC}}{A_{CM}} \right) = 80dB, A_{CM} = 1$

- $\frac{MAX \ 62m}{DC \ 62m} < 1.5dB$

AC

- Unity Gain Bandwidth $f_u > 18MHz$

$$\rightarrow \omega_u = 2\pi \cdot f_u = 38\pi \text{ Mrads}^{-1} \rightarrow \omega_u = \frac{g_{m2}}{C_c}, C_c = \frac{g_{m2}}{\omega_u} = \frac{300 \times 10^{-6}}{38\pi \text{ Mrads}^{-1}} \approx 7 \times 10^{-12}F$$


$$\rightarrow f_{3dB} = \frac{f_u}{A_{DC}} = 1900 \text{ Hz}$$

$$\rightarrow \text{choosing } \omega_z = 1.2 \cdot \omega_u = 45.6 \text{ Mrads}^{-1}$$

$$\rightarrow R_c = \frac{1}{g_{m2}} \left(\frac{C_c + C_{L1}}{C_c} \right) \approx 1300 \Omega$$


- Phase Margin $> 60^\circ$

- Multistage $62m \equiv$ cascade another amplifier




CADENCE SIMULATION

1. Ensure transistors in saturation (DC Analysis)




- Supply Current = 415.04uA < 600uA (meets specifications)

2. Determining Output Voltage Swing (Transient Analysis)




- Introduce sinusoidal inputs of same magnitude (1mV) and opposite phase at Vin1 and Vin2 ports
- Output Voltage Swing (peak to peak) $\approx 1.656V - 0.042V = 1.614V > 1V$ (meets specifications)

3. Determining Offset Voltage (DC Sweep Analysis)




- Provide Vcommon-mode at input port Vin1, and proceed to DC sweep at input port Vin2
 - When $V_{in1} - V_{in2} = -1\text{nV}$, equals to DC output voltage (915.971mV, as seen in part 1)
 - Hence, **Offset Voltage = $-1\text{nV} < 1\text{mV}$ (meets specifications)**

4. Determining Common Mode Gain (Transient Analysis)




- Introduce sinusoidal inputs of same magnitude (1mV) and same phase (0 degrees) at Vin1 and Vin2 ports
 - Determining Common Mode Gain
 - V_{out} (peak to peak) $\approx 916.66\text{mV} - 914.96\text{mV} = 1.7\text{mV}$
 - V_{in} (peak to peak) = 1mV
 - Common Mode Gain = $V_{out} / V_{in} = 1.7\text{V/V}$

5. Frequency Characteristics (AC Analysis)



- Differential Gain = Open Loop DC Gain = 84.8443dB (read from plot) > 72dB (meets specifications)
- Gain Peaking = maximum gain / DC Gain $\approx 84.8443\text{dB} / 84.8443\text{dB} = 1\text{dB} < 1.5\text{dB}$ (meets specifications)
- Unity Gain Bandwidth = 18.5414MHz (read from plot) > 18MHz (meets specifications)
- Phase Margin ≈ 90 (read from plot) > 60 degrees (meets specifications)
- CMRR = $20 * \log(\text{Open Loop Gain} / \text{Common Mode Gain})$
 $= \text{Open Loop Gain in dB} - 20 * \log(\text{Common Mode Gain})$
 $= 84.8443\text{dB} - 20 * \log(1.7)$
 $= 80.2\text{dB} > 70\text{dB}$ (meets specifications)

APPENDIX (SCHEMATIC)



- Transistors do not exceed maximum width of 1000um (specification met)
- Output Load Capacitance = 0.3pF (specification met)
- Supply Voltage = 1.8V (specification met)