AMBA AXI Design

2013 - 2017 - 2018


Ando Ki (adki@future-ds.com)


Agenda


- Structure of AMBA AXI
- Read channels
- Write channels
- Forward channels
- Backward channels
- AMAB AXI two-master and two-slave case


Copyright © 2013-2017-2018 by Ando Ki


Design AXI (2)




















Example: AMBA AXI case This example shows how to use BFM with tasks ♦ Note that this design uses codes in "\$(PROJECT)/codes/bfm_axi_task/design/verilog" bfm_axi.v and mem_axi.v ◆ Step 1: go to your project directory [user@host] cd \$(PROJECT)/codes/amba_axi → Step 2: see the codes [user@host] cd \$(PROJECT)/codes/amba_axi/desing/verilog You should fill necessary code in "\$(PROJECT)/codes/amba_axi/bench/verilog/top.v" → Step 3: compile and run [user@host] cd \$(PROJECT)/codes/amba_axi/sim/modelsim [user@host] make ◆ Step 4: waveform view [user@host] gtkwave wave.vcd & [user@host] cd \$(PROJECT)/codes/amba_axi/sim/modelsim [user@host] make [user@host] gtkwave wave.vcd & Copyright © 2013-2017-2018 by Ando Ki Design AXI (12)

Example: AMBA AXI case