

Integrated Logic Analyzer (ILA) with GPIO with AMBA APB interface


2020

Ando Ki
(adki@future-ds.com)

Integrated Logic Analyzer (ILA)

■ ChipScope for ISE

■ ILA for Vivado



To specify nets to monitor in the source code

■ prepend following pragma at the line of code.


◆ (* mark_debug="true" *)

```
(* mark_debug="true" *) wire [31:0] S_PADDR;
(* mark_debug="true" *) wire S_PENABLE;
(* mark_debug="true" *) wire S_PWRITE;
(* mark_debug="true" *) wire [31:0] S_PWDATA;
(* mark_debug="true" *) wire [NUM_PSLAVE-1:0] S_PSEL;
(* mark_debug="true" *) wire [31:0] S_PRDATA[0:NUM_PSLAVE-1];
`ifdef AMBA_APB3
(* mark_debug="true" *) wire [NUM_PSLAVE-1:0] S_PREADY;
(* mark_debug="true" *) wire [NUM_PSLAVE-1:0] S_PSLVERR;
`endif
`ifdef AMBA_APB4
(* mark_debug="true" *) wire [3:0] S_PSTRB;
(* mark_debug="true" *) wire [2:0] S_PPROT;
`endif
(* mark_debug="true" *) wire [31:0] S0_PRDATA=S_PRDATA[0];
(* mark_debug="true" *) wire [31:0] S1_PRDATA=S_PRDATA[1];
(* mark_debug="true" *) wire [31:0] S2_PRDATA=S_PRDATA[2];
(* mark_debug="true" *) wire [31:0] S3_PRDATA=S_PRDATA[3];
```

Copyright © 2020 by Ando Ki

GPIO (3)


Overall steps



Copyright © 2020 by Ando Ki

GPIO (4)

Example screen shot



Copyright © 2020 by Ando Ki

GPIO (5)

For GPIO APB

- ❏ go to 'ex_gpio_apb_fpga/pnr'
- ❏ run 'make' with 'ILA=1' macro
 - ◆ \$ make ILA=1
- ❏ do follow the overall steps

- ◆ 1. 'Run synthesis'
 - ✦ Takes time
- ◆ 2. Expand 'Open Synthesized Design' menu
- ◆ 3. 'Set up Debug'
 - ✦ Pics all nets to monitor
- ◆ 4. 'Run Implementation'
 - ✦ Takes time even more
- ◆ 5. 'Generate Bitstream'
- ◆ 6. 'Open Hardware Manager'
- ◆ 7. 'Open Target'
- ◆ 8. 'Program device'
 - ✦ 'project_1/project_1.runs/impl_1/fpga.bit'
 - ✦ 'project_1/project_1.runs/impl_1/fpga.tx'

Copyright © 2020 by Ando Ki

GPIO (6)