

International Rectifier

HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements






Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.



Absolute Maximum Ratings

	Parameter	Max.	Units	
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10 V	50*		
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10 V	36	Α	
I _{DM}	Pulsed Drain Current ①	200		
P _D @ T _C = 25°C	Power Dissipation	150	W	
	Linear Derating Factor	1.0	W/°C	
V _{GS}	Gate-to-Source Voltage	±20	V	
Eas	Single Pulse Avalanche Energy ②	100	mJ	
dv/dt	Peak Diode Recovery dv/dt ③	4.5	V/ns	
Tu	Operating Junction and	-55 to +175		
T _{STG}	Storage Temperature Range		°C	
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)		
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1 N•m)		

Thermal Resistance

	Parameter	Min.	Тур.	Max.	Units
Reuc	Junction-to-Case	_	_	1.0	
Recs	Case-to-Sink, Flat, Greased Surface		0.50		°C/W
R _{0JA}	Junction-to-Ambient	_	i	62	



Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	60	_	_	V	V _{GS} =0V, I _D = 250μA
ΔV _{(BR)DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	_	0.060	_	V/°C	Reference to 25°C, I _D = 1mA
RDS(on)	Static Drain-to-Source On-Resistance	_	_	0.028	Ω	V _{GS} =10V, I _D =31A ④
V _{GS(th)}	Gate Threshold Voltage	2.0	_	4.0	٧	V _{DS} =V _{GS} , I _D = 250μA
ġfs	Forward Transconductance	15	_	_	S	V _{DS} =25V, I _D =31A ④
	Busin to Course Lealure Courset	_		25	^	V _{DS} =60V, V _{GS} =0V
IDSS	Drain-to-Source Leakage Current		_	250	μA	V _{DS} =48V, V _{GS} =0V, T _J =150°C
1	Gate-to-Source Forward Leakage		_	100	nA	V _{GS} =20V
IGSS	Gate-to-Source Reverse Leakage			-100	IIA	V _{GS} =-20V
Q_g	Total Gate Charge	_		67		I _D =51A
Q _{gs}	Gate-to-Source Charge	_	_	18	пC	V _{DS} =48V
Q_{gd}	Gate-to-Drain ("Miller") Charge	_		25		V _{GS} =10V See Fig. 6 and 13 ®
t _{d(on)}	Turn-On Delay Time	_	14			V _{DD} =30V
t _r	Rise Time	_	110		ns	I _D =51A
t _{d(off)}	Turn-Off Delay Time	_	45	_	110	R _G =9.1Ω
tf	Fall Time		92	_		R _D =0.55Ω See Figure 10 @
L _D	Internal Drain Inductance	_	4.5	-	nН	Between lead, 6 mm (0.25in.)
Ls	Internal Source Inductance	_	7.5			from package and center of die contact
Ciss	Input Capacitance		1900	-		V _{GS} =0V
Coss	Output Capacitance	_	920	_	pF	V _{DS} =25V
Crss	Reverse Transfer Capacitance	_	170	_		f=1.0MHz See Figure 5

Source-Drain Ratings and Characteristics

	•					
	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current (Body Diode)	_	_	50*	А	MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ①	-	_	200		integral reverse p-n junction diode.
V _{SD}	Diode Forward Voltage		_	2.5	٧	T _J =25°C, I _S =51A, V _{GS} =0V @
t _{rr}	Reverse Recovery Time		120	180	ns	T _J =25°C, I _F =51A
Qrr	Reverse Recovery Charge	-	0.53	0.80	μС	di/dt=100A/μs ④
ton	Forward Turn-On Time	Intrinsi	Intrinsic turn-on time is neglegible (turn-on is dominated by L _S +L _D)			

Notes:

- Repetitive rating; pulse width limited by max, junction temperature (See Figure 11)
- ③ I_{SD}≤51A, di/dt≤250A/μs, V_{DD}≤V(BR)DSS, T_J≤175°C
- ② V_{DD} =25V, starting T_J =25 $^{\circ}C$, L=44 μ H R_G =25 Ω , I_{AS} =51A (See Figure 12)
- ④ Pulse width ≤ 300 μ s; duty cycle ≤2%.

^{*} Current limited by the package, (Die Current =51A)





Fig 1. Typical Output Characteristics, Tc=25°C








Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage

V_{SD}, Source-to-Drain Voltage (volts)




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit – See page 1505

Appendix B: Package Outline Mechanical Drawing - See page 1509

Appendix C: Part Marking Information - See page 1516

Appendix E: Optional Leadforms - See page 1525

