

# GPIO

Informática II - R2004

# GPIO - General Purpose Input Output

Como ya vimos, el microcontrolador puede destinar muchos de sus pines para que se comporten como entradas o salidas digitales. Esto implica, que mediante la configuración de ciertos registros del microcontrolador, puedo poner el pin en estado alto (3,3V) o bajo (0V) si se comporta como una **SALIDA DIGITAL**, o puedo leer el nivel de tensión del pin (como un 0 o un 1), si se comporta como **ENTRADA DIGITAL**.




# Bloque de registros GPIO


Una vez que configuramos que el pin se comporte como un GPIO, hay una serie de configuraciones adicionales que podemos hacer, como por ejemplo: Si el pin se comporta como una entrada o una salida, qué valor queremos que tenga el pin si es una salida, leer el valor del pin si es una entrada y configurar interrupciones (esto lo veremos más adelante).

A su vez, el fabricante del LPC845 nos habilita funcionalidades especiales, como un registro que solamente sirve para poner un 1 en la salida, y otro registro que solo sirve para poner 0, o también registros que nos permiten que un pin esté “bloqueado” en un valor (no lo puedo tocar)

Aunque iremos viendo la funcionalidad de todos estos registros, nos concentraremos en aquellos que nos permiten la funcionalidad básica, presente en cualquier microcontrolador, y veremos con menos detalle aquellas características especiales que posee el LPC845



# Arquitectura Cortex M0 - Mapa de memoria



Vamos a la hoja de datos sección GPIO

# Registros de configuración de GPIO

Configuración y  
Acceso GPIO

GPIO interrupts	0xA000 4000
GPIO	0xA000 0000
(reserved)	

# Registros en la zona de memoria GPIO

Name	Access	Address offset	Description
B0 to B31	R/W	0x0000 to 0x001F	Byte pin registers port 0
B32 to B53	R/W	0x0020 to 0x0035	Byte pin registers port1; PIO1_0 to PIO1_21
-	-	0x0036 to 0x003F	Reserved
W0 to W31	R/W	0x1000 to 0x107C	Word pin registers port 0
W32 to W53	R/W	0x1080 to 0x10D4	Word pin registers port 1; PIO1_0 to PIO1_21
DIR0	R/W	0x2000	Direction registers port 0
DIR1	R/W	0x2004	Direction registers port 1
MASK0	R/W	0x2080	Mask register port 0
MASK1	R/W	0x2084	Mask register port 1
PIN0	R/W	0x2100	Port pin register port 0
PIN1	R/W	0x2104	Port pin register port 1
MPIN0	R/W	0x2180	Masked port register port 0
SET0	R/W	0x2200	Write: Set register for port 0 Read: output bits for port 0
SET1	R/W	0x2204	Write: Set register for port 1 Read: output bits for port 1
CLR0	WO	0x2280	Clear port 0
CLR1	WO	0x2284	Clear port 1
NOT0	WO	0x2300	Toggle port 0
NOT1	WO	0x2304	Toggle port 1
DIRSET0	WO	0x2380	Set pin direction bits for port 0.
DIRSET1	WO	0x2384	Set pin direction bits for port 1.
DIRCLR0	WO	0x2400	Clear pin direction bits for port 0.
DIRCLR1	WO	0x2404	Clear pin direction bits for port 1.
DIRNOT0	WO	0x2480	Toggle pin direction bits for port 0.
DIRNOT1	WO	0x2484	Toggle pin direction bits for port 1.



## Registros DIR:

Hay uno por cada puerto, cada bit del registro hace referencia a un pin del micro (El **bit 4** del registro **DIR1** hara referencia al pin **P1.4**, por ejemplo).

Poniendo un 0 en un bit de este puerto configuro ese pin como una **ENTRADA**, poniendo un **1** lo configuro como una **SALIDA**

(0 = entrada -- 1 = salida)

# Registros en la zona de memoria GPIO

Name	Access	Address offset	Description
B0 to B31	R/W	0x0000 to 0x001F	Byte pin registers port 0
B32 to B53	R/W	0x0020 to 0x0035	Byte pin registers port1; PIO1_0 to PIO1_21
-	-	0x0036 to 0x003F	Reserved
W0 to W31	R/W	0x1000 to 0x107C	Word pin registers port 0
W32 to W53	R/W	0x1080 to 0x10D4	Word pin registers port 1; PIO1_0 to PIO1_21
DIR0	R/W	0x2000	Direction registers port 0
DIR1	R/W	0x2004	Direction registers port 1
MASK0	R/W	0x2080	Mask register port 0
MASK1	R/W	0x2084	Mask register port 1
PIN0	R/W	0x2100	Port pin register port 0
PIN1	R/W	0x2104	Port pin register port 1
MPIN0	R/W	0x2180	Masked port register port 0
SET0	R/W	0x2200	Write: Set register for port 0 Read: output bits for port 0
SET1	R/W	0x2204	Write: Set register for port 1 Read: output bits for port 1
CLR0	WO	0x2280	Clear port 0
CLR1	WO	0x2284	Clear port 1
NOT0	WO	0x2300	Toggle port 0
NOT1	WO	0x2304	Toggle port 1
DIRSET0	WO	0x2380	Set pin direction bits for port 0.
DIRSET1	WO	0x2384	Set pin direction bits for port 1.
DIRCLR0	WO	0x2400	Clear pin direction bits for port 0.
DIRCLR1	WO	0x2404	Clear pin direction bits for port 1.
DIRNOT0	WO	0x2480	Toggle pin direction bits for port 0.
DIRNOT1	WO	0x2484	Toggle pin direction bits for port 1.



## Registros MASK:

Poniendo un 1 en un bit de este registro, bloqueo el bit del puerto correspondiente, de manera que cualquier operación de escritura en este pin no tendrá ningún efecto, y las operaciones de lectura devolverán siempre 0.

Poniendo un 0 en un bit de este registro, habilito la lectura/escritura del pin correspondiente.

# Registros en la zona de memoria GPIO

Name	Access	Address offset	Description
B0 to B31	R/W	0x0000 to 0x001F	Byte pin registers port 0
B32 to B53	R/W	0x0020 to 0x0035	Byte pin registers port1; PIO1_0 to PIO1_21
-	-	0x0036 to 0x003F	Reserved
W0 to W31	R/W	0x1000 to 0x107C	Word pin registers port 0
W32 to W53	R/W	0x1080 to 0x10D4	Word pin registers port 1; PIO1_0 to PIO1_21
DIR0	R/W	0x2000	Direction registers port 0
DIR1	R/W	0x2004	Direction registers port 1
MASK0	R/W	0x2080	Mask register port 0
MASK1	R/W	0x2084	Mask register port 1
PIN0	R/W	0x2100	Port pin register port 0
PIN1	R/W	0x2104	Port pin register port 1
MPIN0	R/W	0x2180	Masked port register port 0
SET0	R/W	0x2200	Write: Set register for port 0 Read: output bits for port 0
SET1	R/W	0x2204	Write: Set register for port 1 Read: output bits for port 1
CLR0	WO	0x2280	Clear port 0
CLR1	WO	0x2284	Clear port 1
NOT0	WO	0x2300	Toggle port 0
NOT1	WO	0x2304	Toggle port 1
DIRSET0	WO	0x2380	Set pin direction bits for port 0.
DIRSET1	WO	0x2384	Set pin direction bits for port 1.
DIRCLR0	WO	0x2400	Clear pin direction bits for port 0.
DIRCLR1	WO	0x2404	Clear pin direction bits for port 1.
DIRNOT0	WO	0x2480	Toggle pin direction bits for port 0.
DIRNOT1	WO	0x2484	Toggle pin direction bits for port 1.



## **Registros PIN:**

La escritura de un bit de este registro, cuando el pin está configurado como una SALIDA, pondrá el pin en estado alto (1) o bajo (0).

La lectura de un bit de este registro, devuelve el nivel de tensión que posee el pin, independientemente de si está configurado como una entrada o una salida.



# Registros en la zona de memoria GPIO

Name	Access	Address offset	Description
B0 to B31	R/W	0x0000 to 0x001F	Byte pin registers port 0
B32 to B53	R/W	0x0020 to 0x0035	Byte pin registers port1; PIO1_0 to PIO1_21
-	-	0x0036 to 0x003F	Reserved
W0 to W31	R/W	0x1000 to 0x107C	Word pin registers port 0
W32 to W53	R/W	0x1080 to 0x10D4	Word pin registers port 1; PIO1_0 to PIO1_21
DIR0	R/W	0x2000	Direction registers port 0
DIR1	R/W	0x2004	Direction registers port 1
MASK0	R/W	0x2080	Mask register port 0
MASK1	R/W	0x2084	Mask register port 1
PIN0	R/W	0x2100	Port pin register port 0
PIN1	R/W	0x2104	Port pin register port 1
MPIN0	R/W	0x2180	Masked port register port 0
SET0	R/W	0x2200	Write: Set register for port 0 Read: output bits for port 0
SET1	R/W	0x2204	Write: Set register for port 1 Read: output bits for port 1
CLR0	WO	0x2280	Clear port 0
CLR1	WO	0x2284	Clear port 1
NOT0	WO	0x2300	Toggle port 0
NOT1	WO	0x2304	Toggle port 1
DIRSET0	WO	0x2380	Set pin direction bits for port 0.
DIRSET1	WO	0x2384	Set pin direction bits for port 1.
DIRCLR0	WO	0x2400	Clear pin direction bits for port 0.
DIRCLR1	WO	0x2404	Clear pin direction bits for port 1.
DIRNOT0	WO	0x2480	Toggle pin direction bits for port 0.
DIRNOT1	WO	0x2484	Toggle pin direction bits for port 1.



## **Registros SET:**

Poner un 1 en un bit de este registro pone en estado **ALTO** el pin correspondiente.

Poner un 0 no tiene ningún efecto.

Este registro me sirve para evitar utilizar operadores a nivel de bit para activar los pines de un puerto.

# Registros en la zona de memoria GPIO

Name	Access	Address offset	Description
B0 to B31	R/W	0x0000 to 0x001F	Byte pin registers port 0
B32 to B53	R/W	0x0020 to 0x0035	Byte pin registers port1; PIO1_0 to PIO1_21
-	-	0x0036 to 0x003F	Reserved
W0 to W31	R/W	0x1000 to 0x107C	Word pin registers port 0
W32 to W53	R/W	0x1080 to 0x10D4	Word pin registers port 1; PIO1_0 to PIO1_21
DIR0	R/W	0x2000	Direction registers port 0
DIR1	R/W	0x2004	Direction registers port 1
MASK0	R/W	0x2080	Mask register port 0
MASK1	R/W	0x2084	Mask register port 1
PIN0	R/W	0x2100	Port pin register port 0
PIN1	R/W	0x2104	Port pin register port 1
MPIN0	R/W	0x2180	Masked port register port 0
SET0	R/W	0x2200	Write: Set register for port 0 Read: output bits for port 0
SET1	R/W	0x2204	Write: Set register for port 1 Read: output bits for port 1
CLR0	WO	0x2280	Clear port 0
CLR1	WO	0x2284	Clear port 1
NOT0	WO	0x2300	Toggle port 0
NOT1	WO	0x2304	Toggle port 1
DIRSET0	WO	0x2380	Set pin direction bits for port 0.
DIRSET1	WO	0x2384	Set pin direction bits for port 1.
DIRCLR0	WO	0x2400	Clear pin direction bits for port 0.
DIRCLR1	WO	0x2404	Clear pin direction bits for port 1.
DIRNOT0	WO	0x2480	Toggle pin direction bits for port 0.
DIRNOT1	WO	0x2484	Toggle pin direction bits for port 1.



## **Registros CLR:**

Poner un 1 en un bit de este registro pone en estado **BAJO** el pin correspondiente.

Poner un 0 no tiene ningún efecto.

Este registro me sirve para evitar utilizar operadores a nivel de bit para desactivar los pines de un puerto.

# Registros en la zona de memoria GPIO

Name	Access	Address offset	Description
B0 to B31	R/W	0x0000 to 0x001F	Byte pin registers port 0
B32 to B53	R/W	0x0020 to 0x0035	Byte pin registers port1; PIO1_0 to PIO1_21
-	-	0x0036 to 0x003F	Reserved
W0 to W31	R/W	0x1000 to 0x107C	Word pin registers port 0
W32 to W53	R/W	0x1080 to 0x10D4	Word pin registers port 1; PIO1_0 to PIO1_21
DIR0	R/W	0x2000	Direction registers port 0
DIR1	R/W	0x2004	Direction registers port 1
MASK0	R/W	0x2080	Mask register port 0
MASK1	R/W	0x2084	Mask register port 1
PIN0	R/W	0x2100	Port pin register port 0
PIN1	R/W	0x2104	Port pin register port 1
MPIN0	R/W	0x2180	Masked port register port 0
SET0	R/W	0x2200	Write: Set register for port 0 Read: output bits for port 0
SET1	R/W	0x2204	Write: Set register for port 1 Read: output bits for port 1
CLR0	WO	0x2280	Clear port 0
CLR1	WO	0x2284	Clear port 1
NOT0	WO	0x2300	Toggle port 0
NOT1	WO	0x2304	Toggle port 1
DIRSET0	WO	0x2380	Set pin direction bits for port 0.
DIRSET1	WO	0x2384	Set pin direction bits for port 1.
DIRCLR0	WO	0x2400	Clear pin direction bits for port 0.
DIRCLR1	WO	0x2404	Clear pin direction bits for port 1.
DIRNOT0	WO	0x2480	Toggle pin direction bits for port 0.
DIRNOT1	WO	0x2484	Toggle pin direction bits for port 1.



## **Registros NOT:**

Poner un 1 en un bit de este registro CAMBIA EL ESTADO del pin correspondiente.

Poner un 0 no tiene ningún efecto.

Este registro me sirve para evitar utilizar operadores a nivel de bit para “togglear” los pines de un puerto.

# ¿Cómo accedemos a los registros?

```
typedef struct {  
    __IO uint8_t B[2][32];  
        uint8_t RESERVED_0[4032];  
    __IO uint32_t W[2][32];  
        uint8_t RESERVED_1[3840];  
    __IO uint32_t DIR[2];  
        uint8_t RESERVED_2[120];  
    __IO uint32_t MASK[2];  
        uint8_t RESERVED_3[120];  
    __IO uint32_t PIN[2];  
        uint8_t RESERVED_4[120];  
    __IO uint32_t MPIN[2];  
        uint8_t RESERVED_5[120];  
    __IO uint32_t SET[2];  
        uint8_t RESERVED_6[120];  
    __O uint32_t CLR[2];  
        uint8_t RESERVED_7[120];  
    __O uint32_t NOT[2];  
        uint8_t RESERVED_8[120];  
    __O uint32_t DIRSET[2];  
        uint8_t RESERVED_9[120];  
    __O uint32_t DIRCLR[2];  
        uint8_t RESERVED_10[120];  
    __O uint32_t DIRNOT[2];  
} GPIO_Type;
```

```
/* GPIO - Peripheral instance base addresses */  
/** Peripheral GPIO base address */  
#define GPIO_BASE                                (0xA0000000u)  
/** Peripheral GPIO base pointer */  
#define GPIO                                     ((GPIO_Type *)GPIO_BASE)
```

Por ejemplo para configurar el pin 2 del puerto 1 como salida debemos:

$\text{GPIO} \rightarrow \text{DIR}[ \underset{\substack{\uparrow \\ \text{puerto}}}{1} ] \mid = (1 \ll \underset{\substack{\uparrow \\ \text{pin}}}{2})$

Prender un **pin** de un **puerto**:

$\text{GPIO} \rightarrow \text{DIR}[ \text{puerto} ] \mid = (1 \ll \text{pin})$

# Resumiendo

Para lograr que salga o entre la señal deseada deberemos:

1. Configurar el puerto

Registros **PINASSIGN**, **PINENABLE**, **MODULO DEL PIN** (**R\_pullup**, **pulldown**, o **nada**) y **DIR** (*del bloque GPIO*) y... ¡HABILITAR EL CLK del GPIO! (registro **SYSAHBCLKCTRL**)

2. Enviar el dato para que se refleje en los pines correspondientes, o leer el estado del pin:

Registros **PIN**, **SET**, **CLR** y **NOT** (*todos del bloque GPIO*)



# Habilitando el Clock del GPIO

GPIO1																habilita con un 1						GPIO0										
b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	

Máscara para GPIO0 (bit 6):

0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

```
#define SYSCON_SYSAHBCLKCTRL0_GPIO0_MASK (0x40U)
```

Máscara para GPIO1 (bit20):

0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

```
#define SYSCON_SYSAHBCLKCTRL0_GPIO1_MASK (0x100000U)
```



# Habilitando el Clock del GPIO

```
__IO uint32_t CAPTCLKSEL;  
__IO uint32_t ADCCLKSEL;  
__IO uint32_t ADCCLKDIV;  
__IO uint32_t SCTCLKSEL;  
__IO uint32_t SCTCLKDIV;  
__IO uint32_t EXTCLKSEL;  
__IO uint32_t RESERVED_6[8];  
__IO uint32_t SYSAHBCLKCTRL0;  
__IO uint32_t SYSAHBCLKCTRL1;  
__IO uint32_t PRESETCTRL0;  
__IO uint32_t PRESETCTRL1;  
__IO uint32_t FCLKSEL[11];  
__IO uint8_t RESERVED_7[20];
```

↑  
SYSCON\_Type

```
#define SYSCON_SYSAHBCLKCTRL0_GPIO0_MASK      (0x40U)  
#define SYSCON_SYSAHBCLKCTRL0_GPIO0_SHIFT     (6U)  
#define SYSCON_SYSAHBCLKCTRL0_GPIO1_MASK      (0x100000U)  
#define SYSCON_SYSAHBCLKCTRL0_GPIO1_SHIFT     (20U)  
  
/* SYSCON - Peripheral instance base addresses */  
/** Peripheral SYSCON base address */  
#define SYSCON_BASE                            (0x40048000u)  
/** Peripheral SYSCON base pointer */  
#define SYSCON                                ((SYSCON_Type *)SYSCON_BASE)  
/** Array initializer of SYSCON peripheral base addresses */
```

Habilitando el clock del GPIO1:

`SYSCON->SYSAHBCLKCTRL0 |= SYSCON_SYSAHBCLKCTRL0_GPIO1_SHIFT`

# Bloque de registros ICON - Tipos de Entrada

Las siguientes características eléctricas son configurables por pin:

- Resistencia Pull-up / Pull-down.
- Modo Open-drain.
- Entradas con histéresis.
- Filtro digital con constante de tiempo programable.
- Modo analógico (sólo válido para conjunto de pines según hoja de datos).





# Tipos de entradas - Configuración

El LPC845 me permite colocar resistencias de pull-up o pull-down internamente en caso de ser necesario. Para ello disponemos de un registro para cada pin del microcontrolador, cuyo formato es igual, y responde al siguiente cuadro:

## 11.5.37 PIO1\_2 register

Table 236. PIO1\_2 register (PIO1\_2, address 0x4004 4098) bit description

Bit	Symbol	Value	Description	Reset value
2:0			Reserved.	0
4:3	MODE		Selects function mode (on-chip pull-up/pull-down resistor control).	FAIM value dependent
		0x0	Inactive (no pull-down/pull-up resistor enabled).	
		0x1	Pull-down resistor enabled.	
		0x2	Pull-up resistor enabled.	
		0x3	Repeater mode.	
5	HYS		Hysteresis	1
		0	Disable.	0
		1	Enable.	
6	INV		Invert input	
		0	Input not inverted (HIGH on pin reads as 1; LOW on pin reads as 0).	0
		1	Input inverted (HIGH on pin reads as 0, LOW on pin reads as 1).	
9:7			Reserved.	0b001
10	OD		Open-drain mode.	0
		0	Disable.	
		1	Open-drain mode enabled.	
			<b>Remark:</b> This is not a true open-drain mode.	
13:11	S-MODE		Digital filter sample mode.	0

Si bien el registro contiene más posibilidades de configuraciones, en principio solo utilizaremos estos bits

# Registros para configuración de Entradas/Salidas

```
/** IOCON - Register Layout Typedef */
typedef struct {
    __IO uint32_t PIO[56];
} IOCON_Type;
/**< Digital I/O control for pins PIO0_17..Digital I/O control for pins PIO1_10, array
offset: 0x0, array step: 0x4 */

/* IOCON - Peripheral instance base addresses */
/** Peripheral IOCON base address */
#define IOCON_BASE                                (0x40044000u)
/** Peripheral IOCON base pointer */
#define IOCON                                     ((IOCON_Type *)IOCON_BASE)
/** Array initializer of IOCON peripheral base addresses */
```

# Registros para configuración de Entradas/Salidas

```
#define IOCON_INDEX_PIO0_17 ( 0)
#define IOCON_INDEX_PIO0_13 ( 1)
#define IOCON_INDEX_PIO0_12 ( 2)
#define IOCON_INDEX_PIO0_5  ( 3)
#define IOCON_INDEX_PIO0_4  ( 4)
#define IOCON_INDEX_PIO0_3  ( 5)
#define IOCON_INDEX_PIO0_2  ( 6)
#define IOCON_INDEX_PIO0_11 ( 7)
#define IOCON_INDEX_PIO0_10 ( 8)
#define IOCON_INDEX_PIO0_16 ( 9)
#define IOCON_INDEX_PIO0_15 (10)
#define IOCON_INDEX_PIO0_1  (11)
#define IOCON_INDEX_PIO0_9  (13)
#define IOCON_INDEX_PIO0_8  (14)
#define IOCON_INDEX_PIO0_7  (15)
#define IOCON_INDEX_PIO0_6  (16)
#define IOCON_INDEX_PIO0_0  (17)
#define IOCON_INDEX_PIO0_14 (18)
#define IOCON_INDEX_PIO0_28 (20)
#define IOCON_INDEX_PIO0_27 (21)
#define IOCON_INDEX_PIO0_26 (22)
#define IOCON_INDEX_PIO0_25 (23)
#define IOCON_INDEX_PIO0_24 (24)
#define IOCON_INDEX_PIO0_23 (25)
#define IOCON_INDEX_PIO0_22 (26)
```

```
#define IOCON_INDEX_PIO0_21 (27)
#define IOCON_INDEX_PIO0_20 (28)
#define IOCON_INDEX_PIO0_19 (29)
#define IOCON_INDEX_PIO0_18 (30)
#define IOCON_INDEX_PIO1_8  (31)
#define IOCON_INDEX_PIO1_9  (32)
#define IOCON_INDEX_PIO1_12 (33)
#define IOCON_INDEX_PIO1_13 (34)
#define IOCON_INDEX_PIO0_31 (35)
#define IOCON_INDEX_PIO1_0  (36)
#define IOCON_INDEX_PIO1_1  (37)
#define IOCON_INDEX_PIO1_2  (38)
#define IOCON_INDEX_PIO1_14 (39)
#define IOCON_INDEX_PIO1_15 (40)
#define IOCON_INDEX_PIO1_3  (41)
#define IOCON_INDEX_PIO1_4  (42)
#define IOCON_INDEX_PIO1_5  (43)
#define IOCON_INDEX_PIO1_16 (44)
#define IOCON_INDEX_PIO1_17 (45)
#define IOCON_INDEX_PIO1_6  (46)
#define IOCON_INDEX_PIO1_18 (47)
#define IOCON_INDEX_PIO1_19 (48)
#define IOCON_INDEX_PIO1_7  (49)
#define IOCON_INDEX_PIO0_29 (50)
#define IOCON_INDEX_PIO0_30 (51)
#define IOCON_INDEX_PIO1_20 (52)
#define IOCON_INDEX_PIO1_21 (53)
#define IOCON_INDEX_PIO1_11 (54)
```

# Registros para configuración de Entradas/Salidas

IOCON->PIO[IOCON\_INDEX\_PIO0\_7]



IOCON->PIO[IOCON\_INDEX\_PIO0\_14]



Table 198. Register overview: I/O configuration (base address 0x4004 4000)

Name	Access	Address offset	Description
PIO0_7	R/W	0x03C	I/O configuration for pin PIO0_7/ADC_0
PIO0_6	R/W	0x040	I/O configuration for pin PIO0_6/ADC_1/ CMPVREF
PIO0_0	R/W	0x044	I/O configuration for pin PIO0_0/ACMP_I1
PIO0_14	R/W	0x048	I/O configuration for pin PIO0_14/ ACMP_I3/ADC_2
-	-	0x04C	Reserved.
PIO0_28	R/W	0x050	I/O configuration for pin PIO0_28/WKTCLKIN
PIO0_27	R/W	0x054	I/O configuration for pin PIO0_27
PIO0_26	R/W	0x058	I/O configuration for pin PIO0_26
PIO0_25	R/W	0x05C	I/O configuration for pin PIO0_25
PIO0_24	R/W	0x060	I/O configuration for pin PIO0_24



IOCON->PIO[IOCON\_INDEX\_PIO1\_20]



Name	Access	Address offset	Description
PIO1_20	R/W	0x0D0	I/O configuration for pin PIO1_20
PIO1_21	R/W	0x0D4	I/O configuration for pin PIO1_21
PIO1_11	R/W	0x0D8	I/O configuration for pin PIO1_11
PIO1_10	R/W	0x0DC	I/O configuration for pin PIO1_10

# Registros para configuración de Entradas/Salidas

## 11.5.37 PIO1\_2 register

Table 236. PIO1\_2 register (PIO1\_2, address 0x4004 4098) bit description

Bit	Symbol	Value	Description	Reset value
2:0	-		Reserved.	0
4:3	MODE		Selects function mode (on-chip pull-up/pull-down resistor control).	FAIM value dependent
		0x0	Inactive (no pull-down/pull-up resistor enabled).	
		0x1	Pull-down resistor enabled.	
		0x2	Pull-up resistor enabled.	
		0x3	Repeater mode.	
5	HYS		Hysteresis.	1
		0	Disable.	
		1	Enable.	
6	INV		Invert input	0
		0	Input not inverted (HIGH on pin reads as 1; LOW on pin reads as 0).	
		1	Input inverted (HIGH on pin reads as 0, LOW on pin reads as 1).	
9:7	-	-	Reserved.	0b001
10	OD		Open-drain mode.	0
		0	Disable.	
		1	Open-drain mode enabled. <b>Remark:</b> This is not a true open-drain mode.	
12:11	S_MODE		Digital filter sample mode.	0

**MODE --- bits 4:3 --- Máscara 0x18**

**OD --- bit 10 --- Máscara 0x400**




# Registros para configuración de Entradas/Salidas

```
/*! @name PIO - Digital I/O control for pins PIO0_17..Digital I/O control for pins PIO1_10 */
/*! @{ */
#define IOCON_PIO_MODE_MASK                (0x18U)
#define IOCON_PIO_MODE_SHIFT              (3U)
/*! MODE - Selects function mode (on-chip pull-up/pull-down resistor control).
 * 0b00..Inactive. Inactive (no pull-down/pull-up resistor enabled).
 * 0b01..Pull-down. Pull-down resistor enabled.
 * 0b10..Pull-up. Pull-up resistor enabled.
 * 0b11..Repeater. Repeater mode.
 */

#define IOCON_PIO_OD_MASK                  (0x400U)
#define IOCON_PIO_OD_SHIFT                (10U)
/*! OD - Open-drain mode.
 * 0b0..Disable.
 * 0b1..Open-drain mode enabled. Remark: This is not a true open-drain mode.
 */
```

# Registros para configuración de Entradas/Salidas

Ejemplo: El pin P1.0 fue configurado como entrada. Queremos colocarle una resistencia de pull-up



- “Borro” lo que hay en el registro en los bits 3 y 4 para ello hago una & con todos 1 menos esos bits en 0 ->  $\sim(0x18)$
- Hago una | con el modo que deseo configurar con los bits en esos bits ->  $(0x2) \ll 3$

```
pin = IOCON_INDEX_PIO1_0
IOCON->PIO[Pin] = (IOCON->PIO[Pin] & ( $\sim(0x18)$ )) | ((0x2) << 3);
```

Usando los defines que tenemos:

```
IOCON->PIO[Pin] = (IOCON->PIO[Pin] & ( $\sim(\text{IOCON\_PIO\_MODE\_MASK})$ )) | ((0x2) << IOCON_PIO_MODE_SHIFT));
```

# Hagamos nuestras funciones

Setea la dirección del pin especificado:


```
void SetDIR(uint32_t Puerto, uint32_t Pin, uint32_t Direccion)
```

Setea el Estado (0 o 1) indicado en el pin especificado:

```
void SetPIN(uint32_t Puerto, uint32_t Pin, uint32_t Estado)
```

Devuelve el valor del pin especificado:

```
uint32_t GetPIN(uint32_t Puerto, uint32_t Pin)
```





# Hagamos nuestras funciones

Setea el Modo indicado en el pin especificado para el caso de configuración del pin como entrada:

```
void SetPINMODE_IN(uint32_t Pin, uint32_t Modo).  
/*! MODE - Selects function mode (on-chip pull-up/pull-down resistor control).  
 * 0x00..Inactive. Inactive (no pull-down/pull-up resistor enabled).  
 * 0x01..Pull-down. Pull-down resistor enabled.  
 * 0x02..Pull-up. Pull-up resistor enabled.  
 * 0x03..Repeater. Repeater mode.  
 */
```

Setea el Modo indicado en el pin especificado para el caso de configuración del pin como entrada:

```
void SetPINMODE_OUT(uint32_t Pin, uint32_t Modo)  
/*! OD - Open-drain mode.  
 * 0x0..Disable.  
 * 0x1..Open-drain mode enabled. Remark: This is not a true open-drain mode.  
 */
```